Huddle_Board_Exercises_Module_3_Spring_2014_Solutions

pdf

School

Clemson University *

*We aren’t endorsed by this school

Course

2000

Subject

Electrical Engineering

Date

Nov 24, 2024

Type

pdf

Pages

Uploaded by MinisterRainGrasshopper26

ECE 27D Introduction to Digital System Design Spring 2014 Huddle Board Exercise for Module 3 — No. 1 Monday, March 10, 2014 Use the following PS-NS table to construct a state transition diagram. Present State Present Inputs: S(t) R(t) Q(t) QN(t) 00 01 10 11 00 ] 11 01 10 00 01 1 01 01 00 00 10 00 10 00 00 00 00 00 10 State Transition Diagram

ECE 270 Introduction to Digital System Design Huddle Board Exercise for Module 3 — No. 2 Wednesday, March 12, 2014 Spring 2014 Use the following circuit below to determine the next state equations, complete the state transition diagram, and complete the present state — next state table. " 5 3 L X 2 1 AB &) X(t+r)=__ A" +Y Y(t+g)= B + X \d "% Present Present Input State A(t) B(t) X(t) Y(t) 00 0 1 10 11 o0 || I || . || [ 01 0] te || [0 | 0 t [ 10 0] 00

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

ECE 270 Introduction to Digital System Design Spring 2014 Huddle Board Exercise for Module 3 — No. 3 Monday, March 24, 2014 Complete the timing chart for the edge-triggered flip-flop, below, assuming its tPLH(C__)Q) is 10 ns and its tPHL(C_)Q) is 5 ns. ——>CU( e —>| = 5 ns D CLK Q QL Determine the following: (a) the nominal setup time provided for the D flip-flop, based on the excitation éignals (D and CLK) depicted in the timing chart: 5 ns (b) the nominal hold time provided for the D flip-flop, based on the excitation signals (D and CLK) depicted in the timing chart: 10 ns (c) the nominal clock pulse width provided for the D flip-flop, based on the excitation signals (D and CLK) depicted in the timing chart: 15 ns (d) the duty cycle of the clocking signal: 50%

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

ECE 270 Introduction to Digital System Design , Spring 2014 Huddle Board Exercise for Module 3 — No. 4 Wednesday, March 26, 2014 Synthesize the state machine depicted by the following PS-NS table two different ways: using a D flip-flop and using a T flip-flop. Note that there are two inputs, A and B, along with a single state variable, X. Assume only #rue input variables are available, but you may use any types of gates deemed necessary. Show all work. A|IB|X|X*| D T 0[0]0 1 1 1 001 1 1 0 0110 1 1 1 0|1 1 1 1 0 1 10]0] O 0 0 1101 ‘ 0 0 ke 11110 1 1 1 1 1 1 0 0 1 A’ A A A X '1 " )| 1| o = X 11 1HIH 1 0 1 1 0 0 X L———J X{ofofft]f 1 B’ B B’ BI B BI D=A"+X"B T=A"X"+A-B+A-X D flip-flop implementation: T flip-flop implementation: A 1 2 2 p Au—-1—><>2 X 'g—3| ) 2 - . Y'g2] - t— D Q=X 2: oo 1 =T X Q=X Bo-2 ) ~ ) S D R YT o=

ECE 270 Introduction to Digital System Design Spring 2014 - Huddle Board Exercise for Module 3 — No. 4a Wednesday, March 26,2014 Design a state machine that serves as a simple two-floor elevator controller. When the elevator is on floor one, the digit “1” should be output on a 7-segment display; when the elevator is on floor two, the digit “2” should be displayed. Input M should control the direction of the elevator: if M=0, the elevator should descend from floor two to floor one (and stay there once it reaches floor one); if M=1, the elevator should rise from floor one to floor two (and sfay there once it reaches floor two). When the elevator is rising, the segments of the display should be sequenced in the order D — G — A (i.e., bottom — middle — top segment); when the elevator is descending, the segments of the display should be sequenced A — G — D (i.e., top — middle — bottom segment). The following diagram illustrates the desired mode of operation: Draw a Moore model state transition diagram: M 1 1 1 011000 wmooo 0 0 ! 0 d d d \f\ 0 111 110 101 100

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

ECE 270 Introduction to Digital System Design Spring 2014 Huddle Board Exercise for Module 3 — No. 4b Wednesday, March 26, 2014 Complete the state transition diagram, below, for a soda dispensing machine that accepts any combination of nickels, dimes, and quarters which totals $0.60 (exact change only). Assume this state machine has the following input signals: = A — asserted when a nickel is inserted u B —asserted when a dime is inserted s C —asserted when a quarter is inserted m S — asserted when a soda is selected, i.e., the money deposited is "consumed" by the machine, thus resetting the “running total” of the amount entered to zero (and hopefully releasing the desired soft drink) m R — asserted when the “coin release” option is selected, i.e., the money deposited is released, allowing someone who has entered f00 much money to recover it, also resetting the '"'running total" of the amount entered to zero

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

ECE 270 Introduction to Digital System Design Spring 2014 Huddle Board Exercise for Module 3 — No. 5 Wednesday, March 31,2014 Design a digital combination lock that meets the following criteria: o unlocks when a fixed combination (binary sequence) is entered: 101110 o has three inputs: o X —combination data o R —relock / reset o RESET — asynchronous reset o has three output signals: o LOCKED o UNLOCKED o ALARM Draw a Moore Model state transition diagram. Solution on back.