cs571_Week_3_Lecture_questions_2
.pdf
keyboard_arrow_up
School
University of Nevada, Las Vegas *
*We aren’t endorsed by this school
Course
571
Subject
Computer Science
Date
Jun 11, 2024
Type
Pages
6
Uploaded by SuperInternet12237
What are the different gates present in LSTM? The remember, forget and update gate The forget, update and output gate The memory, update and output gate The remember, update and output gate Correct! These three gates help retain information in LSTM for a longer time. What component of an LSTM determines whether information in the cell state is retained? The update gate The memory gate The remember gate The forget gate (@) correct Correct! We scale by values ranging from 0 to 1 to determine what to keep from the cell state. Which component of an LSTM allows for storing information across an arbitrary number of steps? The cellstate The hidden state The output gate The remember gate @ comeet & Correct! Information in the cell state is maintained by the forget gate. Itis updated, determined by the input gate. It s also used, determined by the output gate. Inthe robot bottle lifting example, using LSTM layers as part of the model allowed the robot to utiliz which type of information? Spatial information Temporalinformation Tactile information Proprioceptive information Correct! Temporal information relates to time. Information from previous time steps is important for a dynamic task like rotating and flipping a bottle. @ correct
1. Which recurrent element is incorporated along with the hidden state in LSTMs? O Remember gste O Forgetaste [:@ Cell state. O Memorysate @ comect Correct! The updated cellstate will be used in conjunction with the current input and previous hidden state to output the next hidden state. 2. Which recurrent element s incorporated slong with the celstste in LSTMe? O Forgetgate O Remember gate @ Hiddensate O Memorystate © comect Correct! The previous hidden state il be used in conjunction with the current input and updated cell state o output the next hidden state. 3. Each gate within an LSTM unit uses which activation functions? QO Tanhactivation functions © Sigmoid or tanh activation functions @ Sigmoid sctvation functions O sigmoid or ReLU activation functions @ comeat Correct! Given that each gate is an elementwise scalar that determines how much signal passes through, it makes sense to use values between 0 and 1. 11 point 1/1point 111 point
4. Which problem for RNNs was the LSTM developed to address? 1/1point O Memory leaks QO Lackof gating units @ Vanishing gradients QO Too many parameters @ correct Correct! By using the cell state and calculating partial derivatives with respect to the weights of the forget gate, we don't need to rely on backpropagation through time to update parameters dealing with distant previous steps. 5. Whatis a drawback or weakness of the LSTM? 1/1point (@ Requires training for many more parameters O Requires a larger testing dataset QO Exploding gradients Q Vanishing gradients © correct Correct! Additional weights must be learned for each gate of the LSTM. 6. What are the three gates of an LSTM? 1/1 point @ Input gate, forget gate, output gate O Update gate, remember gate, cell gate (O Update gate, forget gate, hidden gate O Input gate, remember gate, output gate () correct Correct! There are other variants of RNNs, such as GRUs, which only use an update and reset gate. These will not be covered in the scope of this course. Why s a fully connected output layer needed after the recurrent layer? To properly scale the RNN's activations to target outputs. To sid in performing backpropagation through time. To ready the hidden state for the next forward pass. To connectinput to output. @ comeet Correct s unlikely that the RNN's actiations will directly ft o the trget outputs, 5o we pass e through an additional fully connected layer and can apply a diferent actation function as needed.
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Related Questions
What happens during the fetch phase?
arrow_forward
Determine the storage element corresponding to each of the following diagrams. D and Q denote
the input and the output of the storage element respectively. Note that no answer should be
repeated more than once. Note that the storage element (Gated Latch or Flip Flop) may have an
asynchronous clear.
Clock
Choose...
Clock
D.
Choose...
Clock
Choose..
Clock
D
Choose...
arrow_forward
This NFA design should have no more than 5 states.
arrow_forward
Binary Counters
Objective: Design, construct, and test a three-bit counter that counts up or down. A
disable input D determines whether the counter is on or off.
• If D=1, the counter is disabled and remains at its present count even
thoughclock pulses are applied to the flip-flops.
• If D-0, the counter is enabled and a second input, x, determines the
directionof the count.
•
If x=1, the circuit counts the sequence 00, 01, 10,11 and the count repeats.
• If x=0, the circuit counts the sequence 11, 10, 01, 00 and the count
repeats. (Do not use D to disable the Clock)
Note: Design the sequential circuit with D and x as inputs.
Submission:
Reports must include all schematics and cost of design.
Compare your results with other solutions. (Costs,
design....).
Define why your design is better.
arrow_forward
Q2: Design an asynchronous state machine, which has two inputs and two output (Z1Z2). If
the sequence (10, 11) occurs, the output will be Z (10) and then reset to zero. If the sequence
(01, 11) occurs, the output will equal to (01) and then Z1 Z2 will equal to (00).
arrow_forward
Explain EPROM internal structure.
arrow_forward
Briefly answer the following question (No partial credits)
Suppose that we want to use the following timer/counter structure as part of a turnstile
machine to detect the number of passengers passing through a gate entrance. We will use a
sensor placed on the turnstile machine such that every time a passenger passes through the
gate entrance, the sensor will send a pulse to the timer/counter to indicate that a new
passenger has passed through the entrance.
In order to correctly count the events (number of passengers passing through), indicate the
logic value that we should set in the "Ctr" signal in the "Clock Select" block in the diagram
below. Justify your answer.
TOVN
DATA BUS
(Int.Req.)
Clock Select
Count
Edge
Detector
Tn
clear
cik
TCNTn
Control Logic
direction
(From Prescaler)
Ctr
bottom
top
Given the following C code, what does the printf statement print? Please use the table next
to the code to show your answer.
tinclude
Loop iteration varl var2 var3
#include
i=1
uint8_t varl;…
arrow_forward
Give an overview of admission control.
arrow_forward
A three-state gate has a control input that can be place the gate into a high impedance state. The high-impedance state is symbolized by z in Verilog. There are four types of three-state gates. The buffif1, buffif0, nitif1, notif0 has different behavior that was indicated by a bubble in the input and output of the three-state gate. The buffif1 behaves like a normal buffer if control=1. The output goes to high impedance state z when control=0. The buffif0 behaves the same except that the high impedance occurs when the control is equal to 1. The notif0 and the notif1 gates operates in similar manner, except the output is the complement of the input when the gate is not in the high impedance state
Create an HDL program of the figure in the Logic Diagram section using dataflow modeling and applying conditional operator.
arrow_forward
Define Buffer Register.
arrow_forward
Write a Verilog code with testbench for 16-bit up/down counter with
synchronous reset and synchronous up/down.
If up/down is set the counter is up counter and if it is not set, the
counter is a down counter.
clock
reset
Up/down
submit the module code, testbench code, and the simulation results.
arrow_forward
In digital electronics and modern computer hardware, a flip-flop is sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current state (and hence, previous inputs).
arrow_forward
In digital electronics and modern computer hardware, a flip-flop is sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current state (and hence, previous inputs).
Figure 1 D-Flip-flop with clock pulse (CP)
Figure 1 shows a D flip-flop with clock pulse (CP). D is directly passed from stage1 to stage 2 through NAND gate and passed as inverted through gate 5 and gate 4. The input D is always sampled when the system CP is 1.
Considering the memory element in Figure 1, perform the following tasks:
Design FSM for the Figure 1
Simulate the Figure 1 using C.
Write 400 words report on shift and…
arrow_forward
Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous
up/down.
If up/down is set the counter is up counter and if it is not set, the counter is a down counter.
clock
reset
IIn/down
submit the module code, testbench code, and the simulation results.
arrow_forward
A counter circuit is shown in the figure. The counter counts as
Q1
QO
Vpp
J
Q
Q
Clock
K
K
O a. QOQ1: 11 --> 00 --> 10 --> 01 --> 11
O b. QOQ1:00 --> 01 --> 10 -->11 --> 00
O c. QOQ1: none of these
O d. QOQ1: 11 --> 01 --> 10 --> 00 --> 11
Cl
arrow_forward
Explain preconditioning briefly.
arrow_forward
our task for this problem is to build your own ALU in the simulator (you cannot use the built-in ALU in the simulator). Use the lecture slide - ‘CPS213 - Lecture 12 - ALU Design' as the guideline for the components required. The best approach to this design is to take a modular approach. That is design, build and test each component on its own first: • Design the MUX • Design the Logic unit. • Design the Arithmetic unit. • Design the Comparator. • Design the Decoder for the 7-segment display
arrow_forward
Question 1 :
See the attached picture
a.Write a logical function for the following circuit and then construct a truth table ?
b.Implement the circuit using only the minimum possible IC SN74LS00 ?
c. Check that your table matches the output of the circuit you created ?
d. Also make the original circuit as above and then compare the results with the circuit you made using IC SN74LS00. The output should be the same ?
Question 2 :
Know the functions as below:F = AB + A'( B' + C )
a. Create a truth table for the function ?
b.Implement the circuit using IC SN74LS00 to a minimum ?
c.Customize your table with the output in the circuit you created ?
arrow_forward
A home security system has a master switch that is used to enable an alarm, lights, video cameras, and a call to local
police in the event one or more of six sets of sensors detects an intrusion.
In addition there are separate switches to enable and disable the alarm, lights,
and the call to local police. The inputs, outputs, and operation of the enabling logic are specified as follows:
Inputs:
S: signals from six sensor sets (8 =
M: master switch (0 = security system enabled, 1 = security system disabled)
A: alarm switch (0 = alarm disabled, 1 = alarm enabled)
L: light switch (0 = lights disabled, 1 = lights enabled)
P: police switch (0 = police call disabled, 1 = police call enabled)
intrusion detected from the sensors, 1 = no intrusion detected)
Outputs:
A: alarm (e = alarm on, 1 = alarm off)
L: lights (0 - lights on, 1 - lights off)
V: video cameras (0 = video cameras off, 1 = video cameras on)
C: call to police (8 = call off, 1 = call on)
Operation:
If one or more of the sets of…
arrow_forward
Ceny
TT for ALU Control:
Inputs
Outputs
Funct field. Fx
F5 F4 F3 F2 F1 FO
ALUOP
Operation
Canyou
Binvert
Ainvert
0 010 (add)
X0 110 (sub)
(nand)
(nor)
000 (and)
001 (or)
111 (SLT)
X 1
0 1
1
10
11
Truth table for ALU control bits
ALU control logic and circuit using k-map.
ALU control logic and circuit using QM method (
arrow_forward
A counter circuit is shown in the figure. The counter counts as
Q1
QO
Vpp
Clock
K
K
O a. Q0Q1:00 --> 01 --> 10 -->11 --> 00
O b. QOQ1: 11 --> 00 --> 10 --> 01 --> 11
O c. QOQ1: none of these
d.
QOQ1: 11 -->01 --> 10 --> 00 --> 11
arrow_forward
What kind of issues may be solved with systolic arrays and why?
arrow_forward
Define synchronization barrier.
arrow_forward
In digital electronics and modern computer hardware, a flip-flop is a sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input but also on its current state (and hence, previous inputs).
Stage 2
Stage 1
Figure 1 D-Flip-flop with clock pulse (CP)
Figure 1 shows a D flip-flop with clock pulse (CP). D is directly passed from stage1 to stage 2 through the NAND gate and passed as inverted through gate 5 and gate 4. The input D is always sampled when the system CP is 1.
Considering the memory element in Figure 1, perform the following tasks:
Design FSM for the Figure 1
arrow_forward
In digital electronics and modern computer hardware, a flip-flop is a sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input but also on its current state (and hence, previous inputs).
Stage 2
Stage 1
Figure 1 D-Flip-flop with clock pulse (CP)
Figure 1 shows a D flip-flop with clock pulse (CP). D is directly passed from stage1 to stage 2 through the NAND gate and passed as inverted through gate 5 and gate 4. The input D is always sampled when the system CP is 1.
Considering the memory element in Figure 1, perform the following tasks:
design FSM for 8-bit shift register and simulate it using C++, which can multiply or divide the…
arrow_forward
A counter circuit is shown in the figure. The counter counts as
Q1
QO
Vpp
Clock
K
K
O a. Q0Q1: 11 --> 01 --> 10 --> 00 --> 11
O b. QOQ1: none of these
O c. QOQ1: 11--> 00 --> 10 --> 01 --> 11
O d. Q0Q1:00 --> 01 --> 10 -->11 --> 00
tien
- Type here to search
D
lo
lo!
arrow_forward
5:
A home security system has a master switch that is used to enable an alarm,
lights, video cameras, and a call to local police in the event one or more of
six sets of sensors detects an intrusion. In addition there are separate
switches to enable and disable the alarm, lights, and the call to local police.
The inputs, outputs, and operation of the enabling logic are specified as
follows:
Inputs
S₁, i = 0, 1, 2, 3, 4, 5: signals from six sensor sets (0 = intrusion detected, 1
= no intrusion detected)
M: master switch (0 = security system enabled, 1
= security system
disabled)
A: alarm switch (0 = alarm disabled, 1= alarm enabled)
L: light switch (0 = lights disabled, 1= lights enabled)
P: police switch (0 = police call disabled, 1 = police call enabled)
Outputs
A: alarm (0 = alarm on, 1 = alarm off)
L: lights (0 = lights on, 1 = lights off)
V: video cameras (0 = video cameras off, 1 = video cameras on)
C: call to police (0 = call off, 1 = call on)
Operation
If one or more of the sets…
arrow_forward
What is meant by Wait State?
arrow_forward
The logic operation of XOR is often used to compare two
inputs to determine whether they have the same value.
Select one:
True
False
arrow_forward
Segregate the operation code from the operands.
arrow_forward
QUESTION 12
A logic device that changes its output state in response to the clock's transition to a high or low level is:
O low triggered
O level triggered
O no triggered
O edge triggered
QUESTION 13
A circuit where the activity within the circuit and the resulting updating of stored values is bynchronized to the occurrence of clock pulses is an asynchronous circuit.
O True
O False
QUESTION 14
A register capable of shifting the binary information held in each cell to its neighboring cell is a counter.
O True
O False
QUESTION 15
A state table is a truth table?
O True
O False
QUESTION 16
arrow_forward
Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.
If up/down is set the counter is up counter and if it is not set, the counter is a down counter
submit the module code, testbench code, and the simulation results.
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you
![Text book image](https://www.bartleby.com/isbn_cover_images/9780078022159/9780078022159_smallCoverImage.jpg)
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
![Text book image](https://www.bartleby.com/isbn_cover_images/9780134444321/9780134444321_smallCoverImage.gif)
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9780132737968/9780132737968_smallCoverImage.gif)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9780133976892/9780133976892_smallCoverImage.gif)
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9781337627900/9781337627900_smallCoverImage.gif)
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
![Text book image](https://www.bartleby.com/isbn_cover_images/9780073373843/9780073373843_smallCoverImage.gif)
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education
Related Questions
- What happens during the fetch phase?arrow_forwardDetermine the storage element corresponding to each of the following diagrams. D and Q denote the input and the output of the storage element respectively. Note that no answer should be repeated more than once. Note that the storage element (Gated Latch or Flip Flop) may have an asynchronous clear. Clock Choose... Clock D. Choose... Clock Choose.. Clock D Choose...arrow_forwardThis NFA design should have no more than 5 states.arrow_forward
- Binary Counters Objective: Design, construct, and test a three-bit counter that counts up or down. A disable input D determines whether the counter is on or off. • If D=1, the counter is disabled and remains at its present count even thoughclock pulses are applied to the flip-flops. • If D-0, the counter is enabled and a second input, x, determines the directionof the count. • If x=1, the circuit counts the sequence 00, 01, 10,11 and the count repeats. • If x=0, the circuit counts the sequence 11, 10, 01, 00 and the count repeats. (Do not use D to disable the Clock) Note: Design the sequential circuit with D and x as inputs. Submission: Reports must include all schematics and cost of design. Compare your results with other solutions. (Costs, design....). Define why your design is better.arrow_forwardQ2: Design an asynchronous state machine, which has two inputs and two output (Z1Z2). If the sequence (10, 11) occurs, the output will be Z (10) and then reset to zero. If the sequence (01, 11) occurs, the output will equal to (01) and then Z1 Z2 will equal to (00).arrow_forwardExplain EPROM internal structure.arrow_forward
- Briefly answer the following question (No partial credits) Suppose that we want to use the following timer/counter structure as part of a turnstile machine to detect the number of passengers passing through a gate entrance. We will use a sensor placed on the turnstile machine such that every time a passenger passes through the gate entrance, the sensor will send a pulse to the timer/counter to indicate that a new passenger has passed through the entrance. In order to correctly count the events (number of passengers passing through), indicate the logic value that we should set in the "Ctr" signal in the "Clock Select" block in the diagram below. Justify your answer. TOVN DATA BUS (Int.Req.) Clock Select Count Edge Detector Tn clear cik TCNTn Control Logic direction (From Prescaler) Ctr bottom top Given the following C code, what does the printf statement print? Please use the table next to the code to show your answer. tinclude Loop iteration varl var2 var3 #include i=1 uint8_t varl;…arrow_forwardGive an overview of admission control.arrow_forwardA three-state gate has a control input that can be place the gate into a high impedance state. The high-impedance state is symbolized by z in Verilog. There are four types of three-state gates. The buffif1, buffif0, nitif1, notif0 has different behavior that was indicated by a bubble in the input and output of the three-state gate. The buffif1 behaves like a normal buffer if control=1. The output goes to high impedance state z when control=0. The buffif0 behaves the same except that the high impedance occurs when the control is equal to 1. The notif0 and the notif1 gates operates in similar manner, except the output is the complement of the input when the gate is not in the high impedance state Create an HDL program of the figure in the Logic Diagram section using dataflow modeling and applying conditional operator.arrow_forward
- Define Buffer Register.arrow_forwardWrite a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down. If up/down is set the counter is up counter and if it is not set, the counter is a down counter. clock reset Up/down submit the module code, testbench code, and the simulation results.arrow_forwardIn digital electronics and modern computer hardware, a flip-flop is sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current state (and hence, previous inputs).arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
![Text book image](https://www.bartleby.com/isbn_cover_images/9780078022159/9780078022159_smallCoverImage.jpg)
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
![Text book image](https://www.bartleby.com/isbn_cover_images/9780134444321/9780134444321_smallCoverImage.gif)
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9780132737968/9780132737968_smallCoverImage.gif)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9780133976892/9780133976892_smallCoverImage.gif)
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
![Text book image](https://www.bartleby.com/isbn_cover_images/9781337627900/9781337627900_smallCoverImage.gif)
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
![Text book image](https://www.bartleby.com/isbn_cover_images/9780073373843/9780073373843_smallCoverImage.gif)
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education