MindTap Engineering, 1 term (6 months) Printed Access Card for Glover/Overbye/Sarma's Power System Analysis and Design, 6th
6th Edition
ISBN: 9781305636323
Author: Glover, J. Duncan, Overbye, Thomas, Sarma, Mulukutla S.
Publisher: Cengage Learning
expand_more
expand_more
format_list_bulleted
Question
Chapter 4, Problem 4.12MCQ
To determine
The value of total inductance of a solid cylindrical conductor because of both external as well as internal flux linkages.
Expert Solution & Answer
Trending nowThis is a popular solution!
Students have asked these similar questions
A3 m long cantilever ABC is built-in at A, partially supported at B, 2 m from A,
with a force of 10 kN and carries a vertical load of 20 kN at C. A uniformly distributed
bad of 5 kN/m is also applied between A and B. Determine
(a) the values of the vertical reaction and built-in moment at A and
(b) the deflection of the free end C of the cantilever,
Develop an expression for the slope of the beam at any position and hence plot a slope diagram.
E = 208GN / (m ^ 2) and 1 = 24 * 10 ^ - 6 * m ^ 4
7. Consider the following feedback system with a proportional controller.
K
G(s)
The plant transfer function is given by
G(s) =
10
(s + 2)(s + 10)
You want the system to have a damping ratio of 0.3 for unit step response. What is the
value of K you need to choose to achieve the desired damping ratio? For that value of
K, find the steady-state error for ramp input and settling time for step input.
Hint: Sketch the root locus and find the point in the root locus that intersects with z =
0.3 line.
Create the PLC ladder logic diagram
for the logic gate circuit displayed in
Figure 7-35. The pilot light red (PLTR)
output section has three inputs: PBR,
PBG, and SW. Pushbutton red (PBR)
and pushbutton green (PBG) are inputs
to an XOR logic gate. The output of the
XOR logic gate and the inverted switch
SW) are inputs to a two-input AND
logic gate. These inputs generate the
pilot light red (PLTR) output.
The two-input AND logic gate output
is also fed into a two-input NAND logic
PBR
PBG
SW
TSW
PLTR
Figure 7-35. Logic gate circuit for Example 7-3.
PLTW
Goodheart-Willcox Publisher
gate. The temperature switch (TSW) is the other input to the NAND logic gate. The output generated from
the NAND logic gate is labeled pilot light white (PLTW).
Chapter 4 Solutions
MindTap Engineering, 1 term (6 months) Printed Access Card for Glover/Overbye/Sarma's Power System Analysis and Design, 6th
Ch. 4 - ACSR stands for Aluminum-clad steel conductor...Ch. 4 - Overhead transmission-line conductors are bare...Ch. 4 - Alumoweld is an aluminum-clad steel conductor....Ch. 4 - EHV lines often have more than one conductor per...Ch. 4 - Shield wires located above the phase conductors...Ch. 4 - Conductor spacings, types, and sizes do have an...Ch. 4 - A circle with diameter Din.=1000Dmil=dmil has an...Ch. 4 - An ac resistance is higher than a dc resistance....Ch. 4 - Prob. 4.9MCQCh. 4 - Transmission line conductance is usually neglected...
Ch. 4 - Prob. 4.11MCQCh. 4 - Prob. 4.12MCQCh. 4 - For a single-phase, two-wire line consisting of...Ch. 4 - For a three-phase three-wire line consisting of...Ch. 4 - For a balanced three-phase positive-sequence...Ch. 4 - A stranded conductor is an example of a composite...Ch. 4 - lnAk=lnAk True FalseCh. 4 - Prob. 4.18MCQCh. 4 - Expand 6k=13m=12Dkm.Ch. 4 - Prob. 4.20MCQCh. 4 - For a single-phase two-conductor line with...Ch. 4 - In a three-phase line, in order to avoid unequal...Ch. 4 - For a completely transposed three-phase line...Ch. 4 - Prob. 4.24MCQCh. 4 - Does bundling reduce the series reactance of the...Ch. 4 - Does r=e14r=0.788r, which comes in calculation of...Ch. 4 - In terms of line-to-line capacitance, the...Ch. 4 - For either single-phase two-wire line or balanced...Ch. 4 - Prob. 4.29MCQCh. 4 - Prob. 4.30MCQCh. 4 - Prob. 4.31MCQCh. 4 - Prob. 4.32MCQCh. 4 - Prob. 4.33MCQCh. 4 - Prob. 4.34MCQCh. 4 - The affect of the earth plane is to slightly...Ch. 4 - When the electric field strength at a conductor...Ch. 4 - Prob. 4.37MCQCh. 4 - Prob. 4.38MCQCh. 4 - Considering two parallel three-phase circuits that...Ch. 4 - The Aluminum Electrical Conductor Handbook lists a...Ch. 4 - The temperature dependence of resistance is also...Ch. 4 - A transmission-line cable with a length of 2 km...Ch. 4 - One thousand circular mils or 1 kcmil is sometimes...Ch. 4 - A 60-Hz, 765-kV, three-phase overhead transmission...Ch. 4 - A three-phase overhead transmission line is...Ch. 4 - If the per-phase line loss in a 70-km-long...Ch. 4 - A 60-Hz, single-phase two-wire overhead line has...Ch. 4 - Prob. 4.9PCh. 4 - A 60-Hz, three-phase three-wire overhead line has...Ch. 4 - Prob. 4.11PCh. 4 - Find the inductive reactance per mile of a...Ch. 4 - A single-phase overhead transmission line consists...Ch. 4 - Prob. 4.14PCh. 4 - Find the GMR of a stranded conductor consisting of...Ch. 4 - Prob. 4.16PCh. 4 - Determine the GMR of each of the unconventional...Ch. 4 - A 230-kV, 60-Hz, three-phase completely transposed...Ch. 4 - Prob. 4.19PCh. 4 - Calculate the inductive reactance in /km of a...Ch. 4 - Rework Problem 4.20 if the bundled line has (a)...Ch. 4 - Prob. 4.22PCh. 4 - Prob. 4.23PCh. 4 - Prob. 4.24PCh. 4 - For the overhead line of configuration shown in...Ch. 4 - Prob. 4.26PCh. 4 - Figure 4.34 shows double-circuit conductors'...Ch. 4 - For the case of double-circuit, bundle-conductor...Ch. 4 - Prob. 4.29PCh. 4 - Figure 4.37 shows the conductor configuration of a...Ch. 4 - Prob. 4.32PCh. 4 - Prob. 4.33PCh. 4 - Prob. 4.34PCh. 4 - Prob. 4.35PCh. 4 - Prob. 4.36PCh. 4 - Prob. 4.38PCh. 4 - Calculate the capacitance-to-neutral in F/m and...Ch. 4 - Prob. 4.40PCh. 4 - Prob. 4.41PCh. 4 - Prob. 4.42PCh. 4 - Three ACSR Drake conductors are used for a...Ch. 4 - Consider the line of Problem 4.25. Calculate the...Ch. 4 - Prob. 4.45PCh. 4 - Prob. 4.46PCh. 4 - Prob. 4.47PCh. 4 - The capacitance of a single-circuit, three-phase...Ch. 4 - Prob. 4.49PCh. 4 - Prob. 4.50PCh. 4 - Prob. 4.51PCh. 4 - Approximately how many physical transmission...Ch. 4 - Prob. BCSQCh. 4 - Prob. CCSQCh. 4 - Prob. DCSQ
Knowledge Booster
Similar questions
- Imaginary Axis (seconds) 1 6. Root locus for a closed-loop system with L(s) = is shown below. s(s+4)(s+6) 15 10- 0.89 0.95 0.988 0.988 -10 0.95 -15 -25 0.89 20 Root Locus 0.81 0.7 0.56 0.38 0.2 5 10 15 System: sys Gain: 239 Pole: -0.00417 +4.89 Damping: 0.000854 Overshoot (%): 99.7 Frequency (rad/s): 4.89 System: sys Gain: 16.9 Pole: -1.57 Damping: 1 Overshoot (%): 0 Frequency (rad/s): 1.57 0.81 0.7 0.56 0.38 0.2 -20 -15 -10 -5 5 10 Real Axis (seconds) From the values shown in the figure, compute the following. a) Range of K for which the closed-loop system is stable. b) Range of K for which the closed-loop step response will not have any overshoot. Note that when all poles are real, the step response has no overshoot. c) Smallest possible peak time of the system. Note that peak time is the smallest when wa is the largest for the dominant pole. d) Smallest possible settling time of the system. Note that peak time is the smallest when σ is the largest for the dominant pole.arrow_forwardFor a band-rejection filter, the response drops below this half power point at two locations as visualised in Figure 7, we need to find these frequencies. Let's call the lower frequency-3dB point as fr and the higher frequency -3dB point fH. We can then find out the bandwidth as f=fHfL, as illustrated in Figure 7. 0dB Af -3 dB Figure 7. Band reject filter response diagram Considering your AC simulation frequency response and referring to Figure 7, measure the following from your AC simulation. 1% accuracy: (a) Upper-3db Frequency (fH) = Hz (b) Lower-3db Frequency (fL) = Hz (c) Bandwidth (Aƒ) = Hz (d) Quality Factor (Q) =arrow_forwardP 4.4-21 Determine the values of the node voltages V1, V2, and v3 for the circuit shown in Figure P 4.4-21. 29 ww 12 V +51 Aia ww 22. +21 ΖΩ www ΖΩ w +371 ①1 1 Aarrow_forward
- 1. What is the theoretical attenuation of the output voltage at the resonant frequency? Answer to within 1%, or enter 0, or infinity (as “inf”) Attenuation =arrow_forwardWhat is the settling time for your output signal (BRF_OUT)? For this question, We define the settling time as the period of time it has taken for the output to settle into a steady state - ie when your oscillation first decays (aka reduces) to less than approximately 1/20 (5%) of the initial value. (a) Settling time = 22 μs Your last answer was interpreted as follows: Incorrect answer. Check 22 222 What is the peak to peak output voltage (BRF_OUT pp) at the steady state condition? You may need to use the zoom function to perform this calculation. Select a time point that is two times the settling time you answered in the question above. Answer to within 10% accuracy. (a) BRF_OUT pp= mVpp As you may have noticed, the output voltage amplitude is a tiny fraction of the input voltage, i.e. it has been significantly attenuated. Calculate the attenuation (decibels = dB) in the output signal as compared to the input based on the formula given below. Answer to within 1% accuracy.…arrow_forwardmy previous answers for a,b,d were wrong a = 1050 b = 950 d=9.99 c was the only correct value i got previously c = 100hz is correctarrow_forward
- V₁(t) ww ZRI ZLI ZL2 ZTH Zci VTH Zc21 Figure 8. Circuit diagram showing calculation approach for VTH and Z TH we want to create a blackbox for the red region, we want to use the same input signal conditions as previously the design of your interference ector circuit: Sine wave with a 1 Vpp, with a frequency of 100 kHz (interference) Square wave with 2.4Vpp, with a frequency of 10 kHz (signal) member an AC Thevenin equivalent is only valid at one frequency. We have chosen to calculate the Thevenin equivalent circuit (and therefore the ackbox) at the interference frequency (i.e. 100 kHz), and the signal frequency (i.e. 10 kHz) as these are the key frequencies to analyse. Your boss is assured you that the waveform converter module has been pre-optimised to the DAB Receiver if you use the recommended circuit topology.arrow_forwardVs(t) + v(t) + vi(t) ZR ZL Figure 1: Second order RLC circuit Zc + ve(t) You are requested to design the circuit shown in Figure 1. The circuit is assumed to be operating at its resonant frequency when it is fed by a sinusoidal voltage source Vs (t) = 2sin(le6t). To help design your circuit you have been given the value of inductive reactance ZL = j1000. Assume that the amplitude of the current at resonance is Is (t) = 2 mA. Based on this information, answer the following to help design your circuit. Use cartesian notation for your answers, where required.arrow_forwardWhat is the attenuation at the resonant frequency? You should use the LTSpice cursors for your measurement. Answer to within 1% accuracy, or enter 0, or infinity (as "inf") (a) Attenuation (dB) = dB Check You may have noticed that it was significantly easier to use frequency-domain "AC" simulation to measure the attenuation, compared to the steps we performed in the last few questions. (i.e. via a time-domain "transient" simulation). AC analysis allows us to observe and quantify large scale positive or negative changes in a signal of interest across a wide range of different frequencies. From the response you will notice that only frequencies that are relatively close to 100 kHz have been attenuated. This is the result of the Band-reject filter you have designed, and shows the 'rejection' (aka attenuation) of any frequencies that lie in a given band. The obvious follow-up question is how do we define this band? We use a quantity known as the bandwidth. A commonly used measurement for…arrow_forward
- V₁(t) ww ZRI ZLI ZL2 ZTH Zci VTH Zc21 Figure 8. Circuit diagram showing calculation approach for VTH and Z TH we want to create a blackbox for the red region, we want to use the same input signal conditions as previously the design of your interference ector circuit: Sine wave with a 1 Vpp, with a frequency of 100 kHz (interference) Square wave with 2.4Vpp, with a frequency of 10 kHz (signal) member an AC Thevenin equivalent is only valid at one frequency. We have chosen to calculate the Thevenin equivalent circuit (and therefore the ackbox) at the interference frequency (i.e. 100 kHz), and the signal frequency (i.e. 10 kHz) as these are the key frequencies to analyse. Your boss is assured you that the waveform converter module has been pre-optimised to the DAB Receiver if you use the recommended circuit topology.arrow_forwardVs(t) + v(t) + vi(t) ZR ZL Figure 1: Second order RLC circuit Zc + ve(t) You are requested to design the circuit shown in Figure 1. The circuit is assumed to be operating at its resonant frequency when it is fed by a sinusoidal voltage source Vs (t) = 2sin(le6t). To help design your circuit you have been given the value of inductive reactance ZL = j1000. Assume that the amplitude of the current at resonance is Is (t) = 2 mA. Based on this information, answer the following to help design your circuit. Use cartesian notation for your answers, where required.arrow_forwardFor a band-rejection filter, the response drops below this half power point at two locations as visualised in Figure 7, we need to find these frequencies. Let's call the lower frequency-3dB point as fr and the higher frequency -3dB point fH. We can then find out the bandwidth as f=fHfL, as illustrated in Figure 7. 0dB Af -3 dB Figure 7. Band reject filter response diagram Considering your AC simulation frequency response and referring to Figure 7, measure the following from your AC simulation. 1% accuracy: (a) Upper-3db Frequency (fH) = Hz (b) Lower-3db Frequency (fL) = Hz (c) Bandwidth (Aƒ) = Hz (d) Quality Factor (Q) =arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Power System Analysis and Design (MindTap Course ...Electrical EngineeringISBN:9781305632134Author:J. Duncan Glover, Thomas Overbye, Mulukutla S. SarmaPublisher:Cengage Learning
Power System Analysis and Design (MindTap Course ...
Electrical Engineering
ISBN:9781305632134
Author:J. Duncan Glover, Thomas Overbye, Mulukutla S. Sarma
Publisher:Cengage Learning