Which instruction combination(s) would be sufficient to implement this if-then-else code? Explain your answer by writing the assembly code for your selected answers. Note: List and implement all solutions possible. if (a==b-2) { a = a +7; } else { } // a in R4, b in R5 a = b; Instruction combinations: 1. bne 2. j 3. bne and j 4. beq and j

Which instruction combination(s) would be sufficient to implement this if-then-else code? Explain your answer by writing the assembly code for your selected answers. Note: List and implement all solutions possible. if (a==b-2) { a = a +7; } else { } // a in R4, b in R5 a = b; Instruction combinations: 1. bne 2. j 3. bne and j 4. beq and j

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

answer with proper explanation and step by step solution. The instruction is to use a "loop" to write the MIPS code for this.
Orthogonality means that an instruction set has a "backup" instruction that can be used instead of any other instruction that does the same thing. It's up to you to prove or disprove what I think.
PLEASE HELP
Because of this, the means by which one instruction acquires its input data are independent of the means by which another acquires its data. When used with a(n): A Combining sets of data with sets of instructions B An example of "multiple data, multiple instruction" C D is for "data alone," meaning there is just one instruction. One order, several results
Consider: struct S7 { short m1; short m2; short m3; int m4 [12]; struct S7*next; }; int find_m4 (struct S7*p, int i) { return (&(p->m4[i])); } If we wrote find_m4() in x86-64 assembler, which instruction returns the correct value? O movl 8(%rdi, %rsi,4), %eax movq 6(%rdi, %rsi,8), %rax leaq 8(%rdi, %rsi,4), %rax leal 6(%rdi, %rsi,4), %eax None of these
Example: The Problem Input File Using C programming language write a program that simulates a variant of the Tiny Machine Architecture. In this implementation memory (RAM) is split into Instruction Memory (IM) and Data Memory (DM). Your code must implement the basic instruction set architecture (ISA) of the Tiny Machine Architecture: //IN 5 //OUT 7 //STORE O //IN 5 //OUT 7 //STORE 1 //LOAD O //SUB 1 55 67 30 55 67 1 LOAD 2- ADD 3> STORE 4> SUB 5> IN 6> OUT 7> END 8> JMP 9> SKIPZ 31 10 41 30 //STORE O 67 //OUT 7 11 /LOAD 1 //OUT 7 //END 67 70 Output Specifications Each piece of the architecture must be accurately represented in your code (Instruction Register, Program Counter, Memory Address Registers, Instruction Memory, Data Memory, Memory Data Registers, and Accumulator). Data Memory will be represented by an integer array. Your Program Counter will begin pointing to the first instruction of the program. Your simulator should provide output according to the input file. Along with…
Answser must be in MIPSzy assembly language. Max of 3 - Branch
Suppose that we are developing a new version of the AMD Barcelona proces- sor with a 4 GHz clock rate. We have added some additional instructions to the instruction set in such a way that the number of instructions has been reduced by 15% from the values shown for each benchmark in Exercise 1.12. The execution times obtained are shown in the following table. a. Name Execution Time (seconds) Reference Time (seconds) bzip2 700 9650 SPECratio 13.7 1.13.2 [10] In general, these CPI values are larger than those obtained in previous exercises for the same benchmarks. This is due mainly to the clock rate used in both cases, 3 GHz and 4 GHz. Determine whether the increase in the CPI is similar to that of the clock rate. If they are dissimilar, why?
E In the following code block(Reference:Q11), you will a set of assembly instructions with corresponding line numbers (line numbers are for informational purpose only and they are not part of the source code). 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 mov edx, 5 dec ecx jmp LABEL1 mov eax, 1 LABEL1: mul edx jmp ecx mov edx, 0678h sub edx, eax jmp DWORD PTR [edx] neg ebx add ecx, ebx mov eax, 0 For each of the conditions/scenario listed below, indicate the corresponding line number (that cause or is associated with the condition/scenario). Enter 0 (Zero) if the condition is not caused by the block of code. 1) Memory indirect jump: type your answer... type your answer... type your answer... type your answer... 2) Register indirect jump: 3) Relative short jump: type your answer... 5) Two's complement type your answer... 4) Relative near jump: 6) Unreachable code
The inclusion of a "backup" instruction in a design for an instruction set is what is meant by the term "orthogonality." This "backup" instruction may be substituted for any other instruction that accomplishes the same goal. Could you kindly tell me whether or not it is accurate?
4) Write Y86 code to multiply 3 and 5 (store result in %rcx) (HINT: add 3 to itself 5 times or vice- versa.) Execute the code on Y86 simulator. Include screenshot of code and simulator window.