The PIC 12F508/509 block diagram Program memory Data bus for program memory, carrying instruction word Address extracted from instruction word Flash 512 x 12 or 1024 x 12 Program 12 Bus Literal data extracted from instruction word Program Memory OSC1/CLKIN OSC2 to Instruction Reg Instruction Instruction itself! Decode & K Control Timing Generation Internal RC OSC 12 Program Counter Address bus for program memory Stack 1 Stack 2 Direct Addr 5 Device Reset Timer Multiplexer Working register Power-on Reset MCLR Watchdog Timer VDD, VSS Key (See also Key to Figure 1.11) FSR: File Select Register MUX: W reg: GPIO: RC: H Data Bus RAM Addr 9 3 RAM 25 x 8 or 41x8 File Registers Addr MUX ALU 5-7 Addr FSR Reg Status Reg Indirect MUX W Reg Data memory 144 Timero L GPIO Input/ output GPO/SCPDAT GP1/SCPCLK GP2/TOCKI GP3/MCLR/WPP GP4/OSC2 GP5/OSC1/CLKIN Address bus for data memory Data bus for data memory and peripherals General-Purpose Input/Output Resistor capacitor The CPU
The PIC 12F508/509 block diagram Program memory Data bus for program memory, carrying instruction word Address extracted from instruction word Flash 512 x 12 or 1024 x 12 Program 12 Bus Literal data extracted from instruction word Program Memory OSC1/CLKIN OSC2 to Instruction Reg Instruction Instruction itself! Decode & K Control Timing Generation Internal RC OSC 12 Program Counter Address bus for program memory Stack 1 Stack 2 Direct Addr 5 Device Reset Timer Multiplexer Working register Power-on Reset MCLR Watchdog Timer VDD, VSS Key (See also Key to Figure 1.11) FSR: File Select Register MUX: W reg: GPIO: RC: H Data Bus RAM Addr 9 3 RAM 25 x 8 or 41x8 File Registers Addr MUX ALU 5-7 Addr FSR Reg Status Reg Indirect MUX W Reg Data memory 144 Timero L GPIO Input/ output GPO/SCPDAT GP1/SCPCLK GP2/TOCKI GP3/MCLR/WPP GP4/OSC2 GP5/OSC1/CLKIN Address bus for data memory Data bus for data memory and peripherals General-Purpose Input/Output Resistor capacitor The CPU
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question
Can someone explain the process of the diagram? I am not looking for a particular answer, I just want simple definitions about some of the main components' function... also, sequence or direction of this diagram
![The PIC 12F508/509 block diagram
Program memory
Data bus for
program
memory,
carrying
instruction
word
Address
extracted
from
instruction
word
Program 12
Bus
Literal data
extracted from
instruction word
Instruction
itself!
Flash
512 x 12 or
1024 x 12
OSC1/CLKIN
OSC2
4
Program
Memory
Instruction Reg
Instruction
Decode &
Control
Timing
Generation
Internal RC
OSC
124
Program Counter
Address bus for
program memory
Stack 1
Stack 2
Direct Addr 5
Device Reset
Timer
Multiplexer
W reg: Working register
Power-on
Reset
MCLR
Watchdog
Timer
VDD, VSS
Key (See also Key to Figure 1.11)
FSR:
File Select Register
MUX:
IT
RAM Addr 9
Addr MUX
3
R₂
GPIO:
RC:
Data Bus
8
V
RAM
25 x 8 or
41x8
File
Registers
ALU
5-7 Addr
FSR Reg
Status Reg
MUX
V
W Reg
Data
memory
Indirect
8
Timero
GPIO
Input/
output
GPO/SCPDAT
GP1/SCPCLK
GP2/TOCK!
GP3/MCLR/VPP
GP4/OSC2
GP5/OSC1/CLKIN
Address bus for
data memory
Data bus for data
memory and
peripherals
General-Purpose Input/Output
Resistor capacitor
The CPU
: Notes
DO
80](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F53cd4567-e9c0-49bc-8f29-7fe4db37c68a%2Fa0b20d0c-fc42-47d5-adf9-5f9aeaac9fa3%2F613x5d_processed.jpeg&w=3840&q=75)
Transcribed Image Text:The PIC 12F508/509 block diagram
Program memory
Data bus for
program
memory,
carrying
instruction
word
Address
extracted
from
instruction
word
Program 12
Bus
Literal data
extracted from
instruction word
Instruction
itself!
Flash
512 x 12 or
1024 x 12
OSC1/CLKIN
OSC2
4
Program
Memory
Instruction Reg
Instruction
Decode &
Control
Timing
Generation
Internal RC
OSC
124
Program Counter
Address bus for
program memory
Stack 1
Stack 2
Direct Addr 5
Device Reset
Timer
Multiplexer
W reg: Working register
Power-on
Reset
MCLR
Watchdog
Timer
VDD, VSS
Key (See also Key to Figure 1.11)
FSR:
File Select Register
MUX:
IT
RAM Addr 9
Addr MUX
3
R₂
GPIO:
RC:
Data Bus
8
V
RAM
25 x 8 or
41x8
File
Registers
ALU
5-7 Addr
FSR Reg
Status Reg
MUX
V
W Reg
Data
memory
Indirect
8
Timero
GPIO
Input/
output
GPO/SCPDAT
GP1/SCPCLK
GP2/TOCK!
GP3/MCLR/VPP
GP4/OSC2
GP5/OSC1/CLKIN
Address bus for
data memory
Data bus for data
memory and
peripherals
General-Purpose Input/Output
Resistor capacitor
The CPU
: Notes
DO
80
Expert Solution
![](/static/compass_v2/shared-icons/check-mark.png)
Step 1
Functions of peripherals (PIC12F508/509):
• 6 I/O pins:
- 5 I/O pins with individual direction control
- 1 pin for input only
- High voltage sink/source for direct LED power
- Wake-on-change
- Weak strokes
• 8-bit real-time clock/counter (TMR0) with 8-bit
Programmable pre-divider
Step by step
Solved in 3 steps
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
Recommended textbooks for you
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Concepts of Database Management](https://www.bartleby.com/isbn_cover_images/9781337093422/9781337093422_smallCoverImage.gif)
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
![Prelude to Programming](https://www.bartleby.com/isbn_cover_images/9780133750423/9780133750423_smallCoverImage.jpg)
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
![Sc Business Data Communications and Networking, T…](https://www.bartleby.com/isbn_cover_images/9781119368830/9781119368830_smallCoverImage.gif)
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY