The 5 main components[¹] The Xeon Phi is made up 32 tiles. Each of these tiles is made up with 5 main components 1) Front-end unit a) Handles fetching and decoding instructions

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

Explain briefly of each:

The 5 main components[¹]
The Xeon Phi is made up 32 tiles. Each of these tiles is made up with 5 main
components
1) Front-end unit
2)
3) Integer Execution Unit
a) Handles fetching and decoding instructions
Allocation unit
a) Assigns necessary pipelines resources
a) Executes integer micro-ops
4) Memory Execution Unit
a) Executes Memory micro-ops, as well as instruction cache misses
5) Vector processing unit
a) Executes floating-point and integer division instructions
Transcribed Image Text:The 5 main components[¹] The Xeon Phi is made up 32 tiles. Each of these tiles is made up with 5 main components 1) Front-end unit 2) 3) Integer Execution Unit a) Handles fetching and decoding instructions Allocation unit a) Assigns necessary pipelines resources a) Executes integer micro-ops 4) Memory Execution Unit a) Executes Memory micro-ops, as well as instruction cache misses 5) Vector processing unit a) Executes floating-point and integer division instructions
Expert Solution
Step 1

1)Front-end unit details

  • 32kbyte instruction cache.
  • 48-entry TLB instruction.
  • Double edition(Dual Issue).
  • Translates CISC instructions into RISC instructions (aka micro-ops).
  • Uses a gskew-style branch predictor (more on that in the next slide).
  • Micro-ops are placed in a 32-entry instruction queue for the allocation unit.

3)Allocation unit

  • Loads two microoperations from the instruction queue at once.
  • Allocates the following resources required by micro-operations.
         Reorder buffer entries (72).
         Rename cache entries (72).
         Storing data buffers (16).
         Collection and Scatter Table Entries (4).
         Reservation station records.
  • All of these are known except for the entries in the collection-dispersion table.
         Large data vectors are ideally stored in contiguous memory, but this cannot be guaranteed.
         Collect-scatter entries point to blocks of memory to be used as buffers for data that is scattered in memory.
steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY