Suppose the page table for the process currently executing on the processor looks likethe following. All numbers are decimal, everything is numbered starting from zero,and all addresses are memory byte addresses. The page size is 1024 bytes.Virtual pagenumber012345Valid bit110101(ii) 2221(iii) 5499Reference bit110000Modify bit010001Page framenumber47-20a. Describe exactly how, in general, a virtual address generated by the CPU is trans-lated into a physical main memory address.b. What physical address, if any, would each of the following virtual addresses corre-spond to? (Do not try to handle any page faults, if any.)(i) 1052

The virtual address is a virtual, logical address, there is no physical existence of this address in…

Suppose the page table for the process currently executing on the processor looks like the following. All numbers are decimal, everything is numbered starting from zero, and all addresses are memory byte addresses. The page size is 1024 bytes. Virtual page number 0 1 2 3 4 5 Valid bit 1 1 0 1 0 1 Reference bit 1 1 0 0 0 0 Modify bit 0 1 0 0 0 1 Page frame number 4 7 2 - 0 a. Describe exactly how, in general, a virtual address generated by the CPU is trans- lated into a physical main memory address. b. What physical address, if any, would each of the following virtual addresses corre- spond to? (Do not try to handle any page faults, if any.) (i) 1052 (ii) 2221 (iii) 5499

Suppose the page table for the process currently executing on the processor looks like the following. All numbers are decimal, everything is numbered starting from zero, and all addresses are memory byte addresses. The page size is 1024 bytes. Virtual page number 0 1 2 3 4 5 Valid bit 1 1 0 1 0 1 Reference bit 1 1 0 0 0 0 Modify bit 0 1 0 0 0 1 Page frame number 4 7 2 - 0 a. Describe exactly how, in general, a virtual address generated by the CPU is trans- lated into a physical main memory address. b. What physical address, if any, would each of the following virtual addresses corre- spond to? (Do not try to handle any page faults, if any.) (i) 1052 (ii) 2221 (iii) 5499

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Suppose a computer using direct mapped cache has 4M byte of byte-addressable main memory, and a…

A: Computer memory is a device that stores data and allows us to retrieve it when needed. Primary…

Q: Consider a mini virtual memory system. It has a virtual address space of 2°. Each page is 2 bytes.…

A: Please refer to the following step for the complete solution to the problem above.

Q: Consider the array : char arr[5]; If address of arr is 100 then what will be the address of…

A: Given: char arr[5]; Address of arr=100. Size of one char = 1 byte. To Find: Address of arr[4]

Q: Address translation is an important component in MMU. Let’s consider a logical address of 32-bit…

A: When an active process requests data the memory management unit transfers data from the virtual…

Q: Software written for address space layouts of zero, one, or two bytes is often longer (have more…

A: Here is your solution -

Q: What are the contents of the ROM location in address = 01100mo1o is: o 0000100000011om O…

A: Read-only is a storage that stores the data permanently. It is the primary unit of the CPU. It can…

Q: a. Describe exactly how, in general, a virtual address generated by the CPU is trans- lated into a…

A: Answer: a) A Virtual address generated by the CPU is translated into physical main memory address by…

Q: How many memory addresses can a microprocessor 68000 Motorola system access? It must be proven and…

A: This CPU utilizes a 16-bit address bus to access memory, allowing us to access 2 16 memory…

Q: Suppose the page table for the process currently executing on the processor looks like the…

A: a) A Virtual address generated by the CPU is translated into physical main memory address by a…

Q: For this assignment, you are to write a MIPS assembly language program using the MARS IDE and assume…

A: Answer

Q: For this assignment, you are to write a MIPS assembly language program using the MARS IDE and assume…

A: datavAddr: .asciiz "The address "vPage: .asciiz " is in: Page number = "vOff: .asciiz " Offset = "…

Q: An address space in the memory map starts at address Ox40000000 and ends at address O×40000FFE. What…

A: Given Starting address = 40000000 Ending address = 40000FFE 40000FFE : 1073745918(decimal number)…

Q: Suppose the page table for the process currently executing on the processor looks like the…

Q: CS = 1024H, IP = 1025H. SS = 1092H, SP = 1017H. Now, find out the physical address of the first…

A: Solution:-

Q: Consider a computer which uses virtual addressing with 32 bit addresses and a two level page table.…

A: The size of the pages in this virtual addressing scheme can be determined by looking at the number…

Q: Given a system with 32 bits logical address and paging is used for memory management, the page size…

A: A logical address is a virtual address that is generated by the CPU and used by a program or process…

Q: Write

A: Topic: Assembly Language using 8086 emulator, exe template

Q: Suppose the page table for the process currently executing on the processor looks like the…

A: (a) Split the binary address into a VPN and also an offset. Use VPN binary address as an index into…

Q: When compared to a simple translation, why is it preferable to use a segmented translation of memory…

A: Some advantages of memory address translation utilising segmentation methods are as follows: Due to…

Q: Program binaries in many systems are typically structured as follows. Code is stored starting with a…

A: Contiguous memory allocation is a classical memory allocation model.

Q: dress binding is done at run time, Physical address space is A. the set of all addresses generated…

A: The process of mapping from one address space to another is known as address binding.

Concept explainers

Types of database architectures

A Database Architecture represents the Database Management System’s (DBMS) design (schema). The DBMS architecture makes it easy to understand the components involved in the database system and their relations. The DBMS architecture may vary based on the system on which it runs. Some systems contain both client and server machines whereas some run only on a server machine. Based on the architecture, the system can be classified as centralized, decentralized, or hierarchical.

Question

Suppose the page table for the process currently executing on the processor looks like
the following. All numbers are decimal, everything is numbered starting from zero,
and all addresses are memory byte addresses. The page size is 1024 bytes.
Virtual page
number
0
1
2
3
4
5
Valid bit
1
1
0
1
0
1
(ii) 2221
(iii) 5499
Reference bit
1
1
0
0
0
0
Modify bit
0
1
0
0
0
1
Page frame
number
4
7
-
2
0
a. Describe exactly how, in general, a virtual address generated by the CPU is trans-
lated into a physical main memory address.
b. What physical address, if any, would each of the following virtual addresses corre-
spond to? (Do not try to handle any page faults, if any.)
(i) 1052

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 3 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

6) In a 64 bit machine with a 8 KB page size for virtual memory, how many entries are there in a single level page table? What is the size of each entry in the page table in bits?
Consider the following portion of a page table from a system with 4 KiB (i.e., 4096 byte) pages. virtual page number physical page number 370 8 4 5 4. 37 5 3 Give the physical memory address of the byte with virtual memory address 12000. 2.
Consider a system with word-addressable memory in which a word is of 1 byte, 32-bit logical addresses memory, 2 kilobyte page size and page table entries of 4 bytes each. What is the size of the page table in the system in Mega word?
8.14. In the S/370 architecture, a storage key is a control field associated with each page- sized frame of real memory. Two bits of that key that are relevant for page replace- ment are the reference bit and the change bit. The reference bit is set to 1 when any address within the frame is accessed for read or write, and is set to 0 when a new page is loaded into the frame. The change bit is set to 1 when a write operation is per- formed on any location within the frame. Suggest an approach for determining which page frames are least-recently-used, making use of only the reference bit.
Write code on C or C++.
Suppose the page table for the process currently executing on the processor looks like the following. All numbers are decimal, everything is numbered starting from zero, and all addresses are memory byte addresses. The page size is 1024 bytes. Virtual page number 0 1 2 3 4 5 Valid bit 1 1 0 1 0 1 (ii) 2221 (iii) 5499 Reference bit 1 1 0 0 0 0 Modify bit 0 1 0 0 0 1 Page frame number 4 7 - 2 0 a. Describe exactly how, in general, a virtual address generated by the CPU is trans- lated into a physical main memory address. b. What physical address, if any, would each of the following virtual addresses corre- spond to? (Do not try to handle any page faults, if any.) (i) 1052
7. Consider a logical address space of 256 pages of 1024 words each. This is mapped onto a physical memory of 32 frames. How many bits are there in the logical and physical addresses?
Suppose a computer system uses 16-bit addresses for both its virtual and physical addresses. In addition, assume each page (and frame) has size 256 bytes. How many bits are used for the page number? How many bits are used for the offset? 8 bits each. With this system, what’s the maximum number of pages that a process can have? 256 Suppose that each entry in the page table comprises 4 bytes (including the frame number, the valid bit, and miscellaneous “bookkeeping bits”). An OS uses an array to store the page table. What is the size of the page table? 1024 Bytes Furthermore, suppose the first 6 pages of a process map to frames 222 to 227 (as decimal numbers), and the last 5 pages of the process map to frames 1 to 5 (also decimal numbers). All other pages are invalid. Draw the page table, including the valid bit and the frame number. DONE Translate the following virtual addresses to physical addresses, and show how you obtain the answers. (Hint: You do not need to convert…
Suppose a computer system uses 16-bit addresses for both its virtual and physical addresses. In addition, assume each page (and frame) has size 256 bytes. Could you hand draw the page table, if possible a) Suppose that the OS uses a two-level page table. Draw the page table. (Assume that frames 7 through 221 are free, so you can allocate space for the page table there.) In addition, suppose that the page-table directory storage comprises a whole number of consecutive full frames. (For examples: if the directory entry is 2 bytes, the entry’s storage comprises 1 frame; if the directory entry is 260 bytes, the entry’s storage comprises 2 consecutive frames.) b) What is the size of the two-level page table
Main memory size is 16 pages. Size of swap file on hard disk is 64 pages. Operating system locks down pages 0, 1, 2 and 7 in the main memory. Two programs are started and both are provided with a virtual address space of 10 pages. Initially operating system allocates 5 pages of main memory for each program and the rest from swap file. Virtual address space of each program starts from page 0. Construct page tables for both programs at program startup. A page table consists of P-bit which tells if the page is present in the main memory (1 = page is in main memory) and address of the page. Address tells either real address in main memory or the address of the page in swap file. b. A computer with a paged virtual memory system executes two load instructions that are adjacent to each other in memory. Describe the worst case scenario (in terms of performance) that can occur during the execution of the two instructions and explain under which conditions this case occurs. How does this affect…
The IBM System/370 architecture uses a two-level memory structure and refers to the two levels as segments and pages, although the segmentation approach lacks many of the features described earlier in this chapter. For the basic 370 architecture, the page size may be either 2 Kbytes or 4 Kbytes, and the segment size is fixed at either 64 Kbytes or 1 Mbyte. For the 370/XA and 370/ESA architectures, the page size is 4 Kbytes and the segment size is 1 Mbyte. Which advantages of segmentation does this scheme lack? What is the benefit of segmentation for the 370?
For a microprocessor the code segment starts at 20000H, and stack segment starts at 21000H.Physical addresses from 21000H to 2FFFFH are accessible from both code and stack segment.These are the physical addresses.● If a location has CS: IP=2000H: 3000H, can we access this location with SS: SP? If yes,what is the SS: SP for this location? If no, why is it not accessible?● If another location has CS: IP=2000H: 0030H, can we access this location with SS: SP? Ifyes, what is the SS: SP for this location? If no, why is it not accessible?