QUESTION 14 L1 -0 Inputs o-S1 o-S2 0-53 S3 0-S4 o-S5 o-S6 0-57 0-S8 o-Se oo-S10 oo-S11 o-S12 o-S13 2 4 3 5 6 14 15 7 8 10 12 11 13 S1 S2 S7 20 9HLBL HE S3 S4 H 1615 S9 S8 36 S10 36 S11 36 O None of the above T4:3/DN 36 Subroutine file 3 SBR SUBROUTINE $12 12 S5 Ladder logic program Main program file 2 JSR JUMP-TO-SUBROUTINE SBR file number S13 36 S6 [LBLTIMER ON DELAY T4:6 1.0 TON Timer Time base Preset Accumulated PL1 RTO T4:3 RETENTIVE TIMER ON Timer Time base (sec) Preset Accumulated RET RETURN 20 JMP U:3 PL6 5 0 20 JMP PL2 1.0 50 0 20 JMP PL4 T4:3 (RES) (EN) ON PL3 12 (JMP PL5 (EN) (ON) Outputs PL1- PL2 PL3 PLA PL5 PL6 L2 Of 04 With Reference to the above Ladder Logic Program. Assume all switches are turned off after each operation. Assume all switches are turned off. In what order will the rungs be scanned? O 1,2,3,4,5,6,7,8,9,10 1,2,11,12,14,15,3,9,10
QUESTION 14 L1 -0 Inputs o-S1 o-S2 0-53 S3 0-S4 o-S5 o-S6 0-57 0-S8 o-Se oo-S10 oo-S11 o-S12 o-S13 2 4 3 5 6 14 15 7 8 10 12 11 13 S1 S2 S7 20 9HLBL HE S3 S4 H 1615 S9 S8 36 S10 36 S11 36 O None of the above T4:3/DN 36 Subroutine file 3 SBR SUBROUTINE $12 12 S5 Ladder logic program Main program file 2 JSR JUMP-TO-SUBROUTINE SBR file number S13 36 S6 [LBLTIMER ON DELAY T4:6 1.0 TON Timer Time base Preset Accumulated PL1 RTO T4:3 RETENTIVE TIMER ON Timer Time base (sec) Preset Accumulated RET RETURN 20 JMP U:3 PL6 5 0 20 JMP PL2 1.0 50 0 20 JMP PL4 T4:3 (RES) (EN) ON PL3 12 (JMP PL5 (EN) (ON) Outputs PL1- PL2 PL3 PLA PL5 PL6 L2 Of 04 With Reference to the above Ladder Logic Program. Assume all switches are turned off after each operation. Assume all switches are turned off. In what order will the rungs be scanned? O 1,2,3,4,5,6,7,8,9,10 1,2,11,12,14,15,3,9,10
Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
Related questions
Question
Q14

Transcribed Image Text:QUESTION 14
L1
Inputs
-oo-S1
-oo-S2
-oo-S3
0-S4
0-S5
o-S6
00-S7
-oo-S8
-59
oo-S10
oo-S11
0-S12
0-S13
12
11
14
10
13
15
3
4
5
6
7
8
S1
S2
S3
S4
S9
S8
36
$10
36
S11
36
12
S7
20
HLBL HE
T4:3/DN
36
Subroutine file 3
SBR
SUBROUTINE
$12
36
S5
Ladder logic program
Main program file 2
JSR
JUMP-TO-SUBROUTINE
SBR file number
S13
PL1
()
S6
LBLIMER ON DELAY
T4:6
TON
Timer
Time base
Preset
Accumulated
RET
RETURN
RTO
T4:3
RETENTIVE TIMER ON
Timer
Time base (sec)
Preset
Accumulated
1.0
DOSO
20
JMP
U:3
PL6
0
20
JMP
1.0
50
0
PL2
20
JMP
PL4
EN
-ON)
T4:3
RES
PL3
(EN)
5 ON)
12
(JMP)
PL5
Outputs
PL1
PL2-
PL3-
PLA
PL5
PL6-
L2

Transcribed Image Text:Question Completion Status:
L1
QUESTION 14
Inputs
5-S1
oo-S2
0-53
oo-S4
0-S5
o-S6
0-S7
0-58
0-S9
oo-S11
0-$12
0-S13
2
3
oo-S10 8
4
5
6
14
7
15
10
11
12
13
81
1
S2
S3
S4
18181818
20
S7
9
HLBL HE
S9
H
S8
HE
$10
НЕ
S11
T4:3/DN
36
Subroutine file 3
SBR
SUBROUTINE
$12
36
S5
36
12
[LBL
Ladder logic program
Main program file 2
S6
JSR
JUMP-TO-SUBROUTINE
SBR file number
$13
PL1
()
TON
TIMER ON DELAY
Timer
Time base
Preset
Accumulated
RET
RETURN
RTO
T4:3
RETENTIVE TIMER ON
Timer
Time base (sec)
Preset
Accumulated
20
JMP
U3
PL2
()
T4:6
1.0
5
PL6
20
JMP
0
20
JMP
(EN)
1.0 (ON)
50
PL4
0
T4:3
(RES
PL3
12
JMP
PL5
(EN)
(ON)
Outputs
PL1-
PL2-
PL3
PLA
PL5
PL6
L2
04
With Reference to the above Ladder Logic Program.
Assume all switches are turned off after each operation.
Assume all switches are turned off. In what order will the rungs be scanned?
O 1,2,3,4,5,6,7,8,9,10
O 1,2,11,12,14,15,3,9,10
None of the above
Expert Solution

This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 2 steps with 1 images

Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.Recommended textbooks for you

Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON

Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning

Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education

Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON

Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning

Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education

Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education

Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON

Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,