Q2) The typical access time for a hard-disk is 10ms. The CPU is running at a 100MHz clock rate. How many clock cycles does the access time represent? How many clock cycles are necessary to transfer a 2KB block at a rate of IMB/s?

Q2) The typical access time for a hard-disk is 10ms. The CPU is running at a 100MHz clock rate. How many clock cycles does the access time represent? How many clock cycles are necessary to transfer a 2KB block at a rate of IMB/s?

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Staggered addressing is a disk-based technique employed to minimize the amount of time wasted due to…

A: Staggered addressing is indeed a technique used in disk storage systems to optimize access times and…

Q: How does Random Access Memory (RAM) differ from Read-Only Memory (ROM)?

A: RAM and ROM, two types of computer memory, have roles in a computer system. Understanding their…

Q: How large a buffer would you need on a communications channel that supports 5 GB/sec outside the…

A: Sol: Memory buffer is very important part of the our computer system so that can store small to…

Q: Assume that a computer system has an 8 Gbyte main memory, and it has connected to a 32-bit address…

A: Given that:

Q: The capacity of a memory is 221 x 32 bits. Its capacity expressed in megabytes is: 32 МB 2MB 64 MB 8…

A: Computer store data in the form of binary numbers. A binary digit is known as bit. It is the…

Q: A word-addressable RAM unit has 12 address bits. How many bytes is the RAM unit able to store? Note:…

A: Input Data : Bits used for the RAM = 10 bits Formula Used : RAM Storage in Bytes = 2Bits used…

Q: A word-addressable RAM unit has 16 address bits. How many bytes is the RAM unit able to store? Note:…

A: Input Data : Bits used for the RAM = 10 bits Formula Used : RAM Storage in Bytes = 2Bits used…

Q: How many 16 K memories can be placed (without overlapping) in the memory space of a processor that…

A: Answer to the above question is in step2.

Q: Consider a computer with 4 levels of memory. Calculate the average memory access time, given the…

A: Given that the computer contains 4 levels of memory. That are: Cache 1 Cache 2 RAM HDD If the data…

Q: Q3) A computer has a single cache (off-chip) with a 2 ns hit time and a 98% hit rate. Main memory…

A: The cache memory access time is less than the access time of main memory by a factor of 5 to 10. The…

Q: Please written by computer source A processing load consists of 30% CPU activity and 70% disk…

A: So answer is given below and this question belongs to Input/Output and Storage Systems

Q: Staggered addressing is the principle behind the disk that aims to reduce the amount of time wasted…

A: Yes, that is correct. Staggered addressing is a disk addressing scheme that aims to reduce the…

Q: Define ROM (read-only) memory. What is one important difference between ROM and RAM (random access…

A: ROM stands for Read only memory. we have to describe one major difference between ROM and RAM…

Q: A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one…

Q: Memory with random access, also known as RAM, should not be confused with memory with dynamic random…

A: Memory with random access, also known as RAM, should not be confused with memory with dynamic random…

Q: Given a computer equipped with 536,870,912 bytes of memory with 16-bit cells, how many bits are…

A: n bits are required to represent k memory where 2n =k .

Q: A multiplattered hard disk is divided into 1100 sectors and 40,000 cylinders. There are six platter…

A: Total capacity of the disk = number of sectors*number of cylinders* platter surfaces*size of block…

Q: If you have 11 bits available for RAM addresses, how many memory cells can theoretically exist?

A: Due to this addressing, RAM devices virtually always have a memory capacity that is a power of two.…

Q: 2. Consider 2M x 8 SRAM memory block. (a) How many bits of data can be stored in this memory block?…

A: Disclaimer: “Since you have asked multipart questions, As per our company policy,we will only solve…

Q: How many address lines are required to address 8K bytes of memory? Write only the number

A: Address space defines a range of discrete addresses, each of which may correspond to a network host,…

Q: 3. Polling Consider a system that uses polling to control to its 4 disk drives. Assume that a poll…

A: Given Data : Number of disk drives = 4 Polling time = 100 ns CPU reaction time <=10 ms

Q: A CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss…

Q: In Feynman's lecture he wondered "why cannot we write the entire 24 volumes of the Encyclopedia…

A: Hi. Check your answer below.

Q: 15. For a memory system, the cycle time is a. Same as the access time b. Longer than the access time…

A: In this answer I will be discussing about the cycle time.

Q: In the table below, to have 8 memory addresses where each memory address holds one byte of data…

A: With n bits, we can identify 2n different memory locations. For example, 1 bit: 21 = 22 bits: 22 =…

Q: There is sequence of disk track requests: 75, 62, 99, 144, 50, 162, 110, 26, 198. Assume that the…

A: In SCAN Algorithm, disk head scans back and forth across tracks like an elevator. The first disk…

Q: For a memory system, the cycle time is longer than the access time why?

Q: A word-addressable RAM unit has 16 address bits. How many bytes is the RAM unit able to store? Note:…

A: RAM unit has 16 address bits so the memory address space is 216. Total addressable memory space is…

Q: ress the last addressable location of 4KB RAM in Binary, Octal and Hexadecimal number syste

A: the last addressable location of 4KB RAM in Binary, Octal and Hexadecimal number system

Q: SA 32-bit wide main nmemory unit with a capacity of 1 GB is built using 256M x 4 - bit DRAM chips…

A: According to the information given:- we have to find out the time spent to refresh.

Q: anized as 8 GX 256 K x 256 K: geach row take eshed at least c age (rounded to available for…

Q: 024 Track ated with th value is

Q: In a dynamic random access memory (DRAM) computer chip, each memory cell chiefly consists of a…

A: Introduction: We are requested to solve for surplus electrons on the -ve plate of a cell capacitor.…

Q: (2) How is capacity of a 12XCD-ROM given bit rate 150 KB/second, 80 minutes play time?

A: The capacity of CD-ROM = bit rate * Playtime here bit rate = 150 KB/second playtime = 80 minutes =…

Q: A disk drive has 1000 cylinders, 8 tracks per cylinder, 32 sectors per track, and 512 bytes per…

A: Average time = seek time + average rotational latency+ data transfer time. Here since data transfer…

Q: The notion of staggered addressing is used on disks in order to reduce the amount of time that is…

A: Staggered addressing is a method used on disks to minimise the time spent due of rotational delay.…

Q: Suppose the user process' size is 8192Kb and is a standard hard disk where swapping has a data…

A: Swapping is a memory management scheme in which any process can be temporarily swapped from main…

Q: Suppose your computer has 512MB of memory. The loaded size of the operating system is 128MB. Now you…

A: An Operating System (OS) which refers to the interface between a computer user and computer…

Q: omputer Science Assume the options of the access time and cycle time of a memory system to retrieve…

A: Task : Size memory word = 4 Bytes Access time of memory system = 10 ns. Cycle time of memory system…

Q: A memory has 8 megabytes of cells (a) What is the size of its MAR? (b) If 2-dimensional addressing…

A: 1 byte = 8 bits1 kilobyte (K / Kb) = 2^10 bytes = 1,024 bytes1 megabyte (M / MB) = 2^20 bytes =…

Q: A 1 Kilobyte RAM has a word size of 8 bits. (a) How many address bits does the RAM require? (b) How…

A: The solution for the above given question is given below:

Q: Define the concept of static random access memory.

A: Introduction: SRAM (static RAM) is a type of random-access memory (RAM) that holds data bits in its…

Q: Computer system designers must be alert to rapid changes of computer technology. To see one example…

A: Table showing projected relative cost of each DRAM generation and magnetic disk.

Q: A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one…

A: We need to find the slow down or cycle wasted in DMA transfer for the given scenario.

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

100%

Q2) The typical access time for a hard-disk is 10ms. The CPU is running at a 100MHz
clock rate. How many clock cycles does the access time represent? How many clock cycles are
necessary to transfer a 2KB block at a rate of IMB/s?
opt) The hit time for a memory is I clock cycles, and the miss penalty is 10 clock cycles.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1: Part A

Step 2: Explanation

Step 3: Part B

Step 4: Explanation

Solution

Step by step

Solved in 5 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Consider a disk with the following characteristics: block size 512 bytes, number of blocks per track=20, number of tracks per surface=400. A disk pack consists of 15 double sided disks. Suppose the disk drive rotates the disk pack at an average speed of 2400 rpm (revolutions per minute) i) How much time in (msec) does one disk revolution take? ii) Using the total capacity of the track as 10240 bytes how many bytes will be transferred from the track in 1 msec (ie transfer rate in bytes/sec)
When RAM (Random Access Memory) is volatile, why do we need cache memory? Is it feasible to use a single kind of computer memory for all purposes?
In 8Gi x 32 RAM chip, 8Gi represents the total number of unique addressable memory locations. True False
Suppose the RAM for a certain computer has 4M words, where each word is 16 bits long. What is the capacity of this memory expressed in bytes? If this RAM is byte addressable, how many bits must an address contain? If this RAM is word addressable, how many bits must an address contain?
Suppose that a magnetic disk has an average seek time of 4 ms, a rotation rate of 5400 RPM, a transfer rate of 50 MB/second, a sector size of 512 bytes, and controller overhead of 2 ms. What is the average amount of time to read a single sector?
If we need to address 3 TB of memory and we want to address every byte of memory, how long(how many bits) does an address needs to be? Enter your answer here
A manufacture wishes to design a hard disk with a capacity of 60 GB or more (using thestandard definition of 1GB = 230 bytes). If the technology used to manufacture thedisks allows 512-bytes sectors, 1024 sector/track, and 60% tracks/ platter, how many platters are required?
A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes?
The regions of a 1 MB (Mega Byte) Memory are shown in the diagram below. Each memory register is 1B (Byte). The memory regions are as follows: 256 KB RESERVED, 512KB RAM, 128KB SCREEN, and 1B KEYBOARD. Their arrangement is shown in the diagram below. 0 RESERVED RAM SCREEN KEYBOARD UNUSED 256 KB +4 512 KB 128 KB 1 B
Given the figure below: CPU 58-bit address 16-bit Memory 1. What is the maximum memory size that can be connected to the CPU above? 2. Is the memory location (FFFFFFFFFFFFF0E h) addressable by the above CPU the last possible address of the Memory in Hexadecimal. 3. What is the Word size for the memory above? 4. Given the CPU frequency as 1.8 GHz, calculate its clock cycle.
In 8Gi x 16 RAM chip, 16 represents the number of bits in the addressable memory locations. True False
If random access memory (RAM) also uses transistors, then what is the point of caching memory? Is it possible for a single form of memory to accommodate all uses?