Q1. Design the following memory devices using multiplexers and D flipflops. a) 2 Bytes (2 locations/address, each location is a byte) b) 4 Bytes (4 locations/address, each location is a byte) c) 8 Bytes (8 locations/address, each location is a byte) How many bits are required for the "address" in each case?

Q1. Design the following memory devices using multiplexers and D flipflops. a) 2 Bytes (2 locations/address, each location is a byte) b) 4 Bytes (4 locations/address, each location is a byte) c) 8 Bytes (8 locations/address, each location is a byte) How many bits are required for the "address" in each case?

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Draw a picture illustrating the contents of memory, given the following data declarations: (You need to draw a diagram showing the memory addresses and their contents.) Assume that your data segment starts at 0x1000 in memory. Your answer should fill the table below and explain why. Addres Hexadecimal Hexadecimal S Value Value 0x1000 Ox |0x Ox Ox 0x Name: asciiz "Jones" Age: byte 48 Numbers: word 11, 20 Letter1: asciiz "Car" Letter2: .byte 25 Hexadecimal Value Hexadecimal Value
20)Memory is composed of _. a. 1-bit cells and each cell is addressable b. rows of 8-bit cells where each bit is addressable c. 16-bit cells and each cell is addressable d. rows of 8-bit cells or more and only addressable in rows
4. An 8-bit number 05 is stored at location 2000H. What will be the content of the memory location 2001H after execution of the 8085 instructions given below: LDA 2000H STA 2001H
3. Assume a main memory has the following hex values in the first two bytes: Byte 0: 8F Byte 1: OF What is the actual decimal value stored in these bytes, assuming they are in 16-bit 2's complement representation and the machine is using: a) Big endian memory b) Little endian memory (4 points)
Evaluate the following expression using three, two and one address machine format.X= (A-BX C)/(D+EXF)
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?
1. How many bits are required to address a 8M × 16 main memory if a) Main memory is byte-addressable? b) Main memory is word-addressable?
2. A memory location has a logical address where the segment address is the first four digits is your roll number and the offset address is the last four digits of your roll number. Find the physical address of the memory location. [example: if your roll number is 1234200516789, then the segment address is 1234h and the offset address is 6789h]
I 1:If the hexadecimal value 0xF0A2 is a two’s complement, halfword value, what would it be in base ten. A.28,836 B.61,602 C.-28,836 D.-3,934 E.3,934 2:Choose the best statement describing the difference between the instruction is 32 bits wide and the instruction can process a 32-bit data. A. The instruction can process a 32-bit data means the instruction can do operation for many types of data bit length. B. The instruction is 32 bits wide means it can manipulate 32-bit data only. C. No different between both statements. D. The instruction is 32 bits wide means two memory locations are needed to store the instruction. E. The instruction is 32 bits wide means the instructions when it is converted to machine code, its length (size) is 32 bits.
Suppose the following is the first four lines in the data section of your assembly program. Give the memory contents at each location whose relative address is given in the table. numl WORD 40, 70 -2 num2 WORD num3 DWORD OFFH num4 BYTE 100b Relative 32bit address in Hex Value in Hex 0000 0000 0000 0001 0000 0002 0000 0003 0000 0004 0000 0005 0000 0006 0000 0007 0000 0008 0000 0009 0000 000A Show transcribed image text
Segment registers are:Select one: a. Define the logical address с b. All the given options here C c. Shifted left when making the physical address d. 16 bits C e. SPR in the CPU Which statement in the following is wrong? Select one: a. Segment address and offset address are part of the physical address b. None of the options here C C C c. Segment address and offset address are part of the logical address d. Segment address defines which part of the memory we deal with e. Offset address defines which part in the segment we deal with XYZ is a defined bytes array containing 4F CA DC 55 E3 48 Select one: a. XYZ[4] is 55 b. XYZ[3] is DC c. XYZ[4] is CA d. None of the options here e. XYZ[4] is not existing in the array C с с C C
Suppose a computer using direct mapped cache has 224 bytes of byte- addressable main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. (Note: 64K = 26 * 210) a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields?