Project Description: The aim of this project is to design the 8-bit Function Unit Combining Arithmetic Logic Unit (ALU) and a Shifter that can perform the operations given in table 1 below. a Use X and Y as 8 bits input and F as 8 bits output as shown in Figure 1. b. S0,S1,s2 and S3 represent the selction code in the operation set table c. Three statue bits V (over flow), C (carry), N (negative) and are related to arrithmatic operations and statue bit Z (zero) is relataed to both arrithmatic and logic operation. d. Test your designed Function Unit with necessary tables. Marking: Total marks for the project is five (5). Each student needs to submit the project and demonestrate it individually.

Project Description: The aim of this project is to design the 8-bit Function Unit Combining Arithmetic Logic Unit (ALU) and a Shifter that can perform the operations given in table 1 below. a Use X and Y as 8 bits input and F as 8 bits output as shown in Figure 1. b. S0,S1,s2 and S3 represent the selction code in the operation set table c. Three statue bits V (over flow), C (carry), N (negative) and are related to arrithmatic operations and statue bit Z (zero) is relataed to both arrithmatic and logic operation. d. Test your designed Function Unit with necessary tables. Marking: Total marks for the project is five (5). Each student needs to submit the project and demonestrate it individually.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Questions 2. Sequential circuit design a) Draw the given Sequential circuit in CircuitVerse. D Cik A' D. B D CIk B' Clock
Design the 7 segment display decoder circuit as shown in the truth table below
Build the logic circuit for the following function using Programmable Read Only Memory. F1 %3D Авс + Aвс + АВС F2 3D АВС + AВС + АВС + AвС
Given the following logic functions: six (1X2 decoders), three AND gates, one NOT gate, two (2X1 multiplexers), and four J-K flip-flops. Use the components you need to design a 3X8 decoder.
3. Design an appropriate combinational circuit that implements a digital system with the following output functions an AC remote: ON, OFF, MODE, SHIFT, FAN, SMART, SWING, ECO using a decoder.
Step 2. Multiplexer (MUX) Design The 2-to-1 multiplexer consists of two inputs DO and D1, one selection input S and one output Y. According to the logic value of the selection signal S, DO or D1 will be passed to the output. reg y; always@(signal1 or signal2 or signal3) begin if (conditional expression) y= statement1; else Figure 3. 2-to-1 multiplexer diagram A Verilog if statement is used to choose which statement should be executed depending on the conditional expression. Simplified Sample Syntax y= statement2; end S 0 0 0 0 1 1 1 1 S y MUX Inputs do 0 0 You can design the 2-to-1 multiplexer circuit by using if...else statement in Verilog and also write a testbench to run simulations. Verify by yourself that your simulation results match with the values shown below. 1 0 0 1 1 do dl d1 0 1 1 0 1 0 1 Output y 0 0 1 1 0 1 0 1
need help with digital logic
Digital Logic &Design Q: Determine the output waveforms for the XOR and XNOR gates, given the input waveforms, A and B, in Figure 01.
Construct a logic circuit on the ROM that produces the outputs given in the table below by comparing the two bits and two magnitudes applied to its input. Show the design clearly (ROM sizes, ROM data table).
Draw the circuit of 2 bit universal register Selection line action SI SO 0. Shift left Parallel load Shift rignt No change (hold data) 1