Homework Help is Here – Start Your Trial Now!
Engineering
Computer Science
Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access 0.68 ns Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor 10 The Average Memory Access Time for the given data= cycles 11. The Average number of cycles for a memory access = 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, the average time to complete an instruction for the program described = GHz. ns = ns

Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access 0.68 ns Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor 10 The Average Memory Access Time for the given data= cycles 11. The Average number of cycles for a memory access = 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, the average time to complete an instruction for the program described = GHz. ns = ns

Database System Concepts
Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
See similar textbooks
icon
Related questions
Topic Video
Question
Please help with this Computer architecture homework question.
Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access = 0.68 ns qys-bood Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor = GHz. 10 The Average Memory Access Time for the given data = 11. The Average number of cycles for a memory access = cycles 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, momolmi swo 990012 nsense of grie ns the verage time to complete an instruction for the program described = Now, consider processor P2, with the addition of a Level 2 Cache, with an access time of sb basilogi adt of f 4.3 ns and a "hit" rate of 13%. ns ns for P2. 13. The Average Memory Access Time for the given data = cycles and mugon navigonT 14. The Average number of cycles for a memory access = om anoitustani beold) to 15. Assuming that the base CPI = 1.0 cycles, and using the answer from #14, valoba gahlups) yag evenis aqunt bus betolbengeim ale nie cycles dont olovno-supor the average CPI for the program described = 16. Which processor performs better for the program described? (P1 or P2)sol lasi 19q 17. Including the delays in the Pipelined DataPath in question 8, and the memory performance analysis in question 15, find the Average Memory Access = 18. Find the final average effective number of cycles for processor P2 = 19. Find the final average time to complete an instruction for processor P2 = 3971
Transcribed Image Text:Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access = 0.68 ns qys-bood Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor = GHz. 10 The Average Memory Access Time for the given data = 11. The Average number of cycles for a memory access = cycles 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, momolmi swo 990012 nsense of grie ns the verage time to complete an instruction for the program described = Now, consider processor P2, with the addition of a Level 2 Cache, with an access time of sb basilogi adt of f 4.3 ns and a "hit" rate of 13%. ns ns for P2. 13. The Average Memory Access Time for the given data = cycles and mugon navigonT 14. The Average number of cycles for a memory access = om anoitustani beold) to 15. Assuming that the base CPI = 1.0 cycles, and using the answer from #14, valoba gahlups) yag evenis aqunt bus betolbengeim ale nie cycles dont olovno-supor the average CPI for the program described = 16. Which processor performs better for the program described? (P1 or P2)sol lasi 19q 17. Including the delays in the Pipelined DataPath in question 8, and the memory performance analysis in question 15, find the Average Memory Access = 18. Find the final average effective number of cycles for processor P2 = 19. Find the final average time to complete an instruction for processor P2 = 3971
Expert Solution
steps

Step by step

Solved in 3 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Knowledge Booster
Instruction Format
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
SEE MORE TEXTBOOKS