In the S/370 architecture, a storage key is a control field associated with each page- sized frame of real memory. Two bits of that key that are relevant for page replace- ment are the reference bit and the change bit. The reference bit is set to 1 when any address within the frame is accessed for read or write, and is set to 0 when a new page is loaded into the frame. The change bit is set to 1 when a write operation is per- formed on any location within the frame. Suggest an approach for determining which page frames are least-recently-used, making use of only the reference bit.

In the S/370 architecture, a storage key is a control field associated with each page- sized frame of real memory. Two bits of that key that are relevant for page replace- ment are the reference bit and the change bit. The reference bit is set to 1 when any address within the frame is accessed for read or write, and is set to 0 when a new page is loaded into the frame. The change bit is set to 1 when a write operation is per- formed on any location within the frame. Suggest an approach for determining which page frames are least-recently-used, making use of only the reference bit.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

What will be the value of ALUSrc for add instruction Read register 1 Read register 2 Registers Read Inst[25-21] | ALU operation Read data 1 | MemWrite MemtoReg Inst[20–16] t Zero ALU ALU result Inst ALUSrc Write register Read data Address data 2 Inst[15–11) Write data Data Write data memory RegDst RegWrite | MemRead 16 Sign 32 extend Select one: а. X b. 0 О с. 1 O d. None
Part 1: Preliminary Summarize the difference between binary machine language, assembly language, and high-level source files like C. Contrast the difference between a compiler, assembler, and linker What is the difference between the data segment and the text segment of in an assembly language program? What register is used as the stack pointer? What is a ebreak instruction in the sample program? How would you define a constant named 'BLUE' and assign it to the value OX00F in assembly language? Describe how to implement the psuedo-instruction li t1, e using a native instruction.
Microprocessor 8086
For 8086 microprocessor, the stack segment may have a memory block of a maximum of 32K bytes O 64K bytes O 16K bytes O Option 4 O
Microprocessors
A process of allocating memory to a process is defined as follows: Describe in layman's terms how the distinction between logical address and physical address can be distinguished. However, I'm not aware how this is handled, and I'd be interested in learning how it is done and what hardware is used to expedite the process. Could you please elaborate?
After the instruction Idr ro, [r1] is executed, what is the content of ro? O A. The 8-bit value located at the memory address stored in r1 B. The memory address where r1 is stored O C. The 32-bit value located at the memory address stored in r1 O D. A copy of r1
Recently, a computer system was designed by Adam. He considered a paging system assured with a page table stored up in the memory. It was observed that when he used the associative registers, the references made to page tables were around 80 percent. During the whole process, the memory reference taken was about 150 ns. Adam was not sure what was the time taken for paged memory reference. Your task is to help Adam to compute the time for paged memory reference and the time taken for effective memory reference.
Microprocessor Hw Q1 Execute the following code and show the contents of the registers: LDI R16,$03 LDI R17,$10 HERE: AND R16, R17 BREQ HERE ADD R16,17 Q2 Find the number of times the following loop is performed: LDI R20,20 BACK: LDI R21,$0A HERE: DEC R21 BRNE HERE DEC R20 BRNE BACK Q3. Execute the following code and show the contents of the registers: LDI R16,$03 LDI R17,$15 HERE: ADD R16, R17 COM R16 BRSH HERE EOR R16,17 JMP NEXT SUB R16,R17 NEXT: ROR R16
(b) The following Figure 2 illustrates the memory allocation with its content for a variable declared (MyValue) in word size. Adsress: Value: Address: Value: D1 AB 00406000: 00406006: 13 00406001: 02 00406007: 00406002: 39 00406008: OE 00406003: 00 00406009: CD 00406004: OE 0040600A: AB 00406005: CD 0040600B: 02 Figure 2 If the value of 02ABh from the memory needs to be loaded into an accumulator register, complete the following instruction to execute it. MOV , MyValue +
Main memory size is 16 pages. Size of swap file on hard disk is 64 pages. Operating system locks down pages 0, 1, 2 and 7 in the main memory. Two programs are started and both are provided with a virtual address space of 10 pages. Initially operating system allocates 5 pages of main memory for each program and the rest from swap file. Virtual address space of each program starts from page 0. Construct page tables for both programs at program startup. A page table consists of P-bit which tells if the page is present in the main memory (1 = page is in main memory) and address of the page. Address tells either real address in main memory or the address of the page in swap file. b. A computer with a paged virtual memory system executes two load instructions that are adjacent to each other in memory. Describe the worst case scenario (in terms of performance) that can occur during the execution of the two instructions and explain under which conditions this case occurs. How does this affect…
+