I need someone to explain me step by step ( in a simple way) how does this microcontroller works or how to interprete the diagram. it will help if you can define some of the items like working register , ALU, mux do and what they are for?
I need someone to explain me step by step ( in a simple way) how does this microcontroller works or how to interprete the diagram. it will help if you can define some of the items like working register , ALU, mux do and what they are for?


High performance PIC12F508/509 the device can be attributed to a number of architectural functions commonly used in RISC microprocessors. First the PIC12F508/509 devices use the Harvard architecture in which program and data are accessible by separate buses. This is getting better bandwidth over traditional von Neumann architectures where program and data are downloaded to same bus Further, the separation of program and data memory allows instructions to be different in size from 8-bit data word. Instruction opcodes are 12-bit
wide, which makes it possible to have all monosyllabic instruction. 12-bit access to program memory the bus loads a 12-bit instruction in a single cycle and a two-phase pipeline overlaps loading and execution instruction. As a result, all instructions (33) run in one cycle (200 ns @ 20 MHz, 1 μs @ 4 MHz) except for program branches.
Table below lists program memory (Flash) and data memory (RAM) for the PIC12F508/509 devices
Device | Memory | |
Program | Data | |
PIC12F508 | 512 x 12 | 25 x 8 |
PIC12F509 | 1024 x 12 | 41 x 8 |
Step by step
Solved in 2 steps









