How many bits are required to address 2G byte main memory if a . Main memory is byte-addressable? b. Main memory is word-addressable? (word size is 16 bits or 2 bytes) c. If the main memory will be built using 512M byte memory chips, how many RAM chips are needed? How many lines must be decoded for the chip select inputs? Specify the size of the decoder. 2. Write a code segment in MARIE assembly language: Add all the ODD Numbers from 1 to 25.

How many bits are required to address 2G byte main memory if a . Main memory is byte-addressable? b. Main memory is word-addressable? (word size is 16 bits or 2 bytes) c. If the main memory will be built using 512M byte memory chips, how many RAM chips are needed? How many lines must be decoded for the chip select inputs? Specify the size of the decoder. 2. Write a code segment in MARIE assembly language: Add all the ODD Numbers from 1 to 25.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Related questions

Q: In 6809, the index registers are DP and CC None of the other options Cc, PC, DP, X, Y, S, U X, Y, S,…

A: 1) Motorola MC6809 and MC6809E Microprocessor Units (MPU) 2) In 6809, X, Y registers are INDEX…

Q: 4 How many bytes of memory does an interrupt vector take up?

A: As per our guidelines we are supposed to answer only one question. Kindly repost other questions as…

Q: 12. The MOD R/M Byte: If the mod R/M byte has the following data in it: mod 11 reg 011 a. What…

A: Answer: Given mod=11 reg=011 r/m=000 Our policy is answer the first three question from the first…

Q: Which of the following is true? 1. The 80/20 rule states that 80% of the instruction is executed and…

A: The con Neumann architecture is a digital computer architecture whose design is based on the concept…

Q: ______1.) What is the operand of the instruction in the IR? Make sure to input the complete operand…

A: Due to bartleby guidelines, we are allowed to answer one question at a time.Please repost the other…

Q: Assume a control memory is 30 bits wide. The micro-instruction format is divided into 3 fields: •…

A: Given a control memory is 30 bits wide. The micro-instruction format given is divided into 3 fields:…

Q: Which of the following is true? I. According to the 80/20 rule, 80% of instructions are implemented…

A: 1. according to 80/20 , 80% of instructions are implemented and 20% are created this statement…

Q: memory addresses are two different Instead of putting the whole data in memory, use memory as a…

A: The CPU interacts closely with primary storage, or main memory, referring to it both instructions…

Q: Choose the right answer from among the following statements. 1) According to the 80/20 rule, 80…

A: Introduction: Pareto Principle, known as the 80/20 principle, states that only 20% of all factors…

Q: In 6809, the relation between registers A, B and D is as follows: A and B combined are known as D,…

A: Ansswer : Choice 1 4 5 is correct. A and B combined are known as D, where A is the most significant…

Q: What are the duties of segment registers? Select one: a. Physical Address b. Offset Address c.…

A: Answer to the given question A segment register changes the memory address accessed by 16 bits at a…

Q: The addressable mit in memory must equal the width of the bus. Select one: O True O False

A: Definition: Addressable Unit: In this the word endianness will be used for referring the sub…

Q: emory is 320

A: 32-bit processor always has 4*1024*1024*1024 bytes, or 4,294,967,296 bytes of address space

Q: What are the advantages and disadvantages of using; a) more, or b) fewer addresses instructions.

A: More addresses: More complex instructions More registers- Inter register operations are…

Q: a- draw the data flow of the instruction cycle. b- How many lines exist in the 8086 address bus? How…

A: Data flow of the instruction cycle -> It does consist of the 4 main stages they are explained…

Q: 1) given the size of the word accessible main memory is 1KB and the size of the word is 16-byte, the…

A: Given Data : Memory size = 1KB Size of memory word = 16 Byte Number of registers = 64

Q: In memory, there are two distinct address formats. Is it possible to register just a subset of the…

A: In most of the computer architecture, the CPU has the dedicated registers for storing operands that…

Q: For an 8-bit word sized 64K byte memory. The number of address lines required is while the number of…

A: the number of address lines required is 6 address line

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

How many bits are required to address 2G byte main memory if

a . Main memory is byte-addressable?

b. Main memory is word-addressable? (word size is 16 bits or 2 bytes)

c. If the main memory will be built using 512M byte memory chips, how many RAM chips are needed? How many lines must be decoded for the chip select inputs? Specify the size of the decoder.

2. Write a code segment in MARIE assembly language:

Add all the ODD Numbers from 1 to 25.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps with 2 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
In the ________, memory addresses consist of a single integer.
A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
A(n) __________ is a storage location implemented in the CPU.
The time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?
1. Assume AL register 7FH, it would become.. after executed NEG AL instruction. a. 8FH b. 18H с. 81Н 2. The unknown value for ????:B000H=25000H physical address is ......... a. 001A H b. 1A00H с. 100АН 3. A microprocessor has.. . address bus b. bi-directional a. unidirectional с. Both 4. Instruction queue allows up to of instruction code to be pre-fetched. ....... a. 16 bits b. 6 bytes c. 6 bits 5. To activate the address bus or data bus in ADo-AD15 signal the .. should be either logic 1 or 0. a. MN /MX b. RD c. ALE 6. According to Moor's Law.. . a. number of transistors on b. number of transistors on c. number of transistors on an integrated circuit an integrated circuit tripled an integrated circuit not doubles every two years every two years change.
0001 = Load AC from memory 0010 = Store AC to memory 0101 = Add to AC from memory 0011 = Load AC (the accumulator register) from an I/O device 0111 = Store AC to an I/O device With these instructions, a particular I/O device is identified by replacing the 12-bit address portion with a 12-bit device number. Remember that a number ending with a small ‘h’ means the number is a hexadecimal number. What is the hexadecimal string that expresses the following instructions? Load AC from memory location 62h. Add the contents of memory location 451h to AC. Store AC to memory location 8h. Store AC to I/O device number 8h.
0001 = Load AC from memory 0010 = Store AC to memory 0101 = Add to AC from memory 0011 = Load AC (the accumulator register) from an I/O device 0111 = Store AC to an I/O device With these instructions, a particular I/O device is identified by replacing the 12-bit address portion with a 12-bit device number. Remember that a number ending with a small ‘h’ means the number is a hexadecimal number. What is the hexadecimal string that expresses the following instructions? Load AC from memory location 62h. Add the contents of memory location 451h to AC. Store AC to memory location 8h. Store AC to I/O device number 8h.
When the Main memory is Byte addressable, how many bits are required to address a 4M x16 Main Memory?
Please all solve the problem
Given a 256x 8 RAM chip, you are asked to build a memory with capacity of 2048 words with a word size equal 16 bits. a. How many 256x8 RAM chips are needed to provide a memory capacity of 2048 words? Specify the layout of the chips by stating the number of rows and columns. b. How many address bits are needed for the built memory? c. How many RAM chips are there per memory word?
Addressing Memory Please answer D - E - F Suppose that there are 226 bytes in memory. In binary the lowest address is 00...00, and the highest address is 11...11. a. What is the lowest address (in decimal) if memory is byte addressable? b. What is the highest address (in decimal) if memory is byte addressable? c. Suppose that a word is 16-bits long. What is the lowest address (in decimal) if memory is word addressable? d. Suppose that a word is 16-bits long. What is the highest address (in decimal) if memory is word addressable? e. Suppose that a word is 32-bits long. What is the lowest address (in decimal) if memory is word addressable? f. Suppose that a word is 32-bits long. What is the highest address (in decimal) if memory is word addressable?