For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, Direct mapped cache. Function NSU-I Calculate the Hit ratio while CPU runs program "Test_Cache". Also count how many blocks are |Memory address (decimal) replaced in cache memory assuming the cache is empty at the beginning. For the same RAM, block size and Cache memory, what would be the Hlit ration in case of Fully O137 Associative Mapping For the same RAM, block size and Cache memory, what would be the Hit ration in case of 4-way Set 0139 Associative Mapping? Main Program "Test_Cache" Memory address (decimal) 0136 Instruction-1 Instruction-2 0138 Instruction-3 Instruction-4 (return to Instruction-8 of main program Test Cache) Function NSU-2 Memory address (decimal) O128 0129 0130 0003 Instruction-1 0004 Instruction-2 Instruction-1 0005 Instruction-3 (Call Function NSU.2) Instruction-2 Instruction-3 0006 Instruction-4 0007 Instruction-7 (Call Function NSU-1) 0131 Instruction-4 0008 Instruction-8 0132 Instruction-5 0009 Instruction-9 (End of program) 0133 Instruction-6 (return to Instruction-4 of main program- Test Cache)
For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, Direct mapped cache. Function NSU-I Calculate the Hit ratio while CPU runs program "Test_Cache". Also count how many blocks are |Memory address (decimal) replaced in cache memory assuming the cache is empty at the beginning. For the same RAM, block size and Cache memory, what would be the Hlit ration in case of Fully O137 Associative Mapping For the same RAM, block size and Cache memory, what would be the Hit ration in case of 4-way Set 0139 Associative Mapping? Main Program "Test_Cache" Memory address (decimal) 0136 Instruction-1 Instruction-2 0138 Instruction-3 Instruction-4 (return to Instruction-8 of main program Test Cache) Function NSU-2 Memory address (decimal) O128 0129 0130 0003 Instruction-1 0004 Instruction-2 Instruction-1 0005 Instruction-3 (Call Function NSU.2) Instruction-2 Instruction-3 0006 Instruction-4 0007 Instruction-7 (Call Function NSU-1) 0131 Instruction-4 0008 Instruction-8 0132 Instruction-5 0009 Instruction-9 (End of program) 0133 Instruction-6 (return to Instruction-4 of main program- Test Cache)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question
The previous answer is incorrect. Please answer it in the right way. help me. it will be a great help.
Transcribed Image Text:For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, Direct mapped cache. Function NSU-1
Calculate the Hit ratio while CPU runs program "Test_Cache". Also count how many blocks are
replaced in cache memory assuming the cache is empty at the beginning.
For the same RAM, block size and Cache memory, what would be the Hit ration in case of Fully
Associative Mapping?
For the same RAM, block size and Cache memory, what would be the Hit ration in case of 4-way Set
Associative Mapping?
Main Program"Test_Cache"
Memory address (decimal)
6.
Memory address (decimal)
0136
Instruction-1
0137
Instruction-2
0138
Instruction-3
0139
Instruction-4 (return to Instruction-8 of main
program -. Test_Cache)
Function NSU-2
Memory addresN (decimal)
0003
Instruction-1
0004
Instruction-2
0128
Instruction-1
0005
Instruction-3 (Call Function NSU-2)
0129
Instruction-2
0006
Instruction-4
0130
Instruction-3
0007
Instruction-7 (Call Function NSU-1)
0131
Instruction-4
0008
Instruction-8
0132
Instruction-5
0009
Instruction-9 (End of program)
0133
Instruction-6 (return to Instruction-4 of main
program- Test Cache)
Expert Solution
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 3 steps
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY