Design a finite state machine capable of serially adding and subtracting two binary numbers. In addition to a system clock, the system should have four inputs, A, B, S, and R where A and B are the operands, S is the operation selector (Add if S = 0, Subtract if S = 1), and R is a "reset" signal which will return the system to its initial state. The system should have four outputs, F, Z, N, and V, where F which is the serialized result of the operation, Z, which is 1 if the overall result is O, N, which is 1 if the overall result is negative, and V, which is 1 if the overall result contains an overflow. The system should not be able to switch between addition or subtraction mid-operation.

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question

Can someone get my verilog code to work

 

Design a finite state machine capable of serially adding and subtracting two binary numbers. In addition
to a system clock, the system should have four inputs, A, B, S, and R where A and B are the operands, S
is the operation selector (Add if S = 0, Subtract if S = 1), and R is a "reset" signal which will return the
system to its initial state. The system should have four outputs, F, Z, N, and V, where F which is the
serialized result of the operation, Z, which is 1 if the overall result is O, N, which is 1 if the overall result is
negative, and V, which is 1 if the overall result contains an overflow. The system should not be able to
switch between addition or subtraction mid-operation.
Transcribed Image Text:Design a finite state machine capable of serially adding and subtracting two binary numbers. In addition to a system clock, the system should have four inputs, A, B, S, and R where A and B are the operands, S is the operation selector (Add if S = 0, Subtract if S = 1), and R is a "reset" signal which will return the system to its initial state. The system should have four outputs, F, Z, N, and V, where F which is the serialized result of the operation, Z, which is 1 if the overall result is O, N, which is 1 if the overall result is negative, and V, which is 1 if the overall result contains an overflow. The system should not be able to switch between addition or subtraction mid-operation.
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Knowledge Booster
Logic Gate and Its Application
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,