Design a 2-digit decade counter that counts from 00 to 59 and repeats. Use two cascaded synchronous binary counters (74LS163) and other basic logic gates to implement. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform. . (Define the simulation timings for at least one full counting cycle from 0 to 59 and back to 0.)

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question
100%
02
Design a 2-digit decade counter that counts from 00 to 59 and repeats. Use two cascaded synchronous binary
counters (74LS163) and other basic logic gates to implement. Simulate the complete counter circuit by OrCAD
and PSPICE. Capture the circuit schematic and the simulated waveform.. (Define the simulation timings for at
least one full counting cycle from 0 to 59 and back to 0.)
Q3
Repeat Q2, modify the design to implement a 2-digit decade counter that counts from 33 to 77 and repeats. Use
two cascaded synchronous binary counters (74LS163) and other basic logic gates to implement. Simulate the
complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform.
(Define the simulation timings for at least one full counting cycle from 33 to 77 and back to 33.)
Transcribed Image Text:02 Design a 2-digit decade counter that counts from 00 to 59 and repeats. Use two cascaded synchronous binary counters (74LS163) and other basic logic gates to implement. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform.. (Define the simulation timings for at least one full counting cycle from 0 to 59 and back to 0.) Q3 Repeat Q2, modify the design to implement a 2-digit decade counter that counts from 33 to 77 and repeats. Use two cascaded synchronous binary counters (74LS163) and other basic logic gates to implement. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform. (Define the simulation timings for at least one full counting cycle from 33 to 77 and back to 33.)
a) Design a single-digit decade counter that counts from 0 to 9 and repeats. The single-digit decade counter
should be built by a cascaded synchronous binary counter (74LS163) and other basic logic gates. Simulate
the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated
waveform. (Define the simulation timings for at least one full counting cycle from 0 to 9 and back to 0.)
(Hint: Use the DigClock input from the SOURCE as shown below and setup the CLK ONTIME and
OFFTIME accordingly for the clock source.)
1/6
Pat
DigClock
Part List
OFFTIME = SuS DSTM1
ONTIME =
DELAY=
STARTVAL = 0
OPPVAL = 1
Sus
EUK
FleStim
AC
Lbrajes
Design Cache
b) Read the specification of 74LS47 (BCD-to-7-Segment Decoder shown in Appendix) to see how the logic IC
operates to drive a 7-segment LED display. Draw the circuit connection of the decade counter in (a) and the
decoder to display the count value on the 7-segment LED display. Further explain why common anode
configuration is needed for our 7-segment display rather than the common cathode configuration.
Transcribed Image Text:a) Design a single-digit decade counter that counts from 0 to 9 and repeats. The single-digit decade counter should be built by a cascaded synchronous binary counter (74LS163) and other basic logic gates. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform. (Define the simulation timings for at least one full counting cycle from 0 to 9 and back to 0.) (Hint: Use the DigClock input from the SOURCE as shown below and setup the CLK ONTIME and OFFTIME accordingly for the clock source.) 1/6 Pat DigClock Part List OFFTIME = SuS DSTM1 ONTIME = DELAY= STARTVAL = 0 OPPVAL = 1 Sus EUK FleStim AC Lbrajes Design Cache b) Read the specification of 74LS47 (BCD-to-7-Segment Decoder shown in Appendix) to see how the logic IC operates to drive a 7-segment LED display. Draw the circuit connection of the decade counter in (a) and the decoder to display the count value on the 7-segment LED display. Further explain why common anode configuration is needed for our 7-segment display rather than the common cathode configuration.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Knowledge Booster
Logic Gate and Its Application
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,