Assume:CPU Clock = 1 GHz1 OP requires 5 clock cycles (arithmetic instruction, conditional, etc.)1 memory access requires 100 clock cycles (Read or Write)Problem size: N = 1,000,000 (1 million)There is no cost associated with the loop index variable: do not count any arithmeticinstructions for initializing or incrementing the loop index value, do not count any memoryaccesses for accessing and using the loop index variable in your computation of a sum.Assume the loop index variable is "free of charge"There is no memory cost of accessing and updating your accumulator variable (e.g., sum+= ...), but there is an arithmetic operation involved in updating the accumulator variable.Questions:1. For algorithm #1 shown below (direct sum):• How many arithmetic instructions are required by this algorithm?• How many memory accesses are required by this algorithm?• How many clocks are required by this algorithm?• What is the CPI (cycles per instruction) required by this algorithm?•What is the estimated execution time for this algorithm in seconds or fractions ofseconds, not counting the print and any problem setup?Algorithm #1 - Direct SumObjective: compute the sum of integers 0..N-1sum = 0for i in range(0,N):sum += iprint("sum = ", sum)

Answered: Image /qna-images/answer/d999aa87-93f5-49a9-aec1-9d47e0cedef4.jpg

Answered: CPU Clock = 1 GHz 1 OP requires 5 clock…

CPU Clock = 1 GHz 1 OP requires 5 clock cycles (arithmetic instruction, conditional, etc.) 1 memory access requires 100 clock cycles (Read or Write)

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

Similar questions

Provide examples of assembly language instructions that utilize the ALU for computation.
single cycle processor clock
increasing the processing speed of instructions by a central processing unit
The clock cycle time of a central processing unit (CPU) that does not use pipelines is shorter than that of a pipelined CPU.
PCs' main memory is a combination of read-only memory (ROM) and random-access memory (RAM) (read-only memory and random access memory, respectively).
Assembly Language:A memory module is connected to the CPU so that it provides memory words at all addresses from 0x00008000 to 0x00008fff inclusive. How many ARM instructions can the memory hold?
The central processing unit (CPU) of a computer is in charge of carrying out programme instructions.
raising the central processing unit's (CPU) rate at which instructions are processed
A pipelined CPU has a longer clock cycle time than a non-pipelined CPU.
A CPU is equipped with a cache. If it takes 4 ns to access the data from the cache and 100 ns to access data from the main memory, what is the effective memory access time if the hit ratio is 95%?
The primary memory of a personal computer is made up of read-only memory (ROM) and random access memory (RAM) (read-only memory and random access memory, respectively).
Explain the stages of instruction pipelining in a typical processor, including instruction fetch, decode, execute, etc.