Configure the IE and IP registers to enable Timer 1 and External Interrupt 1, but Timer 1 with a higher interrupt priority than External Interrupt 1. A. Draw the registers and show your values in hex, next to each register B. How is Timer 1 overflow detected and where will the execution jump when the interrupt is serviced? C. While External Interrupt 1 subroutine is running Timer 1 overflows, causing a nested interrupt. What will happen?

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question
8051 REFERRENCE MANUAL
MS8
PS
PTI PKI
PTO
PXD
BIT
SYMBOL FUNCTION
P7
Reserved
Reserved
Reserved
Defines the Serial Port intempt priorty level. PS1 programs itto the higher priority level
Defines the Timer1intempt prionity level. PTI1 programsitto the higher priority level.
PA
PS
PTI
Defines the Etenal intemupt 1 priarity level. PXI1 programs it to the higher priorty level.
Enables or disabies the Tiner O intempt priorty level. PTO1 programs to the higher priorty level.
P2
PX1
P.1
PTO
PO
PXD
Defines the Etenal intemupt O priority level. PADr1 programs it to the higher priority level.
au
Figure 19. Internupt Prierity Register
INTERRUPT PRIORITY & INTERRUPT VECTOR ADDRESS TABLE
Source
IED
TFO
Vector Address
0003H
Contains
JMP OBO0 RETI
000BH
0013H
001BH
JMP OB80 RETI
JMP OC00 RETI
JMP OC80 RETI
JMP OD00 RETI
IE1
TF1
RI+TI
0023H
ETI EXI
EA
ES
ETD
EXD
BIT
SYVBOL FUNCTION
E7
EA
Disables alintenupts. HEA-O, no intenupt wll be acknowiedged. IF EA1, each intenupt
source is indvidually enabled or disabled by seting or clearing ts erable be
Reserved
ES
Reserved
Enables or disables the Sefal Pat intamupt. ES-0, the Serial Port intemupt is disabled.
Erables or disabies the Timer 1 Overfow intemupt I ETIO. the Timer 1 intemupt is disabled.
Erables or disables Edemal irtemupt 1. FEX-0, Edemal interupt tis diabled
Enables or disables the Timer 0Overfow intemupt IETD-O, the Teer Dintemrupt is disabled
Enables or disables Extemal intemupt 0. HEXD-. Etemal intemupt Dis disabled.
E4
ES
ETI
EXI
ETO
EXO
Figure 18. Interrupt Enable Register JE)
Transcribed Image Text:8051 REFERRENCE MANUAL MS8 PS PTI PKI PTO PXD BIT SYMBOL FUNCTION P7 Reserved Reserved Reserved Defines the Serial Port intempt priorty level. PS1 programs itto the higher priority level Defines the Timer1intempt prionity level. PTI1 programsitto the higher priority level. PA PS PTI Defines the Etenal intemupt 1 priarity level. PXI1 programs it to the higher priorty level. Enables or disabies the Tiner O intempt priorty level. PTO1 programs to the higher priorty level. P2 PX1 P.1 PTO PO PXD Defines the Etenal intemupt O priority level. PADr1 programs it to the higher priority level. au Figure 19. Internupt Prierity Register INTERRUPT PRIORITY & INTERRUPT VECTOR ADDRESS TABLE Source IED TFO Vector Address 0003H Contains JMP OBO0 RETI 000BH 0013H 001BH JMP OB80 RETI JMP OC00 RETI JMP OC80 RETI JMP OD00 RETI IE1 TF1 RI+TI 0023H ETI EXI EA ES ETD EXD BIT SYVBOL FUNCTION E7 EA Disables alintenupts. HEA-O, no intenupt wll be acknowiedged. IF EA1, each intenupt source is indvidually enabled or disabled by seting or clearing ts erable be Reserved ES Reserved Enables or disables the Sefal Pat intamupt. ES-0, the Serial Port intemupt is disabled. Erables or disabies the Timer 1 Overfow intemupt I ETIO. the Timer 1 intemupt is disabled. Erables or disables Edemal irtemupt 1. FEX-0, Edemal interupt tis diabled Enables or disables the Timer 0Overfow intemupt IETD-O, the Teer Dintemrupt is disabled Enables or disables Extemal intemupt 0. HEXD-. Etemal intemupt Dis disabled. E4 ES ETI EXI ETO EXO Figure 18. Interrupt Enable Register JE)
Configure the IE and IP registers to enable Timer 1 and External Interrupt 1, but Timer 1 with a
higher interrupt priority than External Interrupt 1.
A. Draw the registers and show your values in hex, next to each register
B. How is Timer 1 overflow detected and where will the execution jump when the interrupt is
serviced?
C. While External Interrupt 1 subroutine is running Timer 1 overflows, causing a nested
interrupt. What will happen?
Transcribed Image Text:Configure the IE and IP registers to enable Timer 1 and External Interrupt 1, but Timer 1 with a higher interrupt priority than External Interrupt 1. A. Draw the registers and show your values in hex, next to each register B. How is Timer 1 overflow detected and where will the execution jump when the interrupt is serviced? C. While External Interrupt 1 subroutine is running Timer 1 overflows, causing a nested interrupt. What will happen?
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Knowledge Booster
8086 Microprocessor
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,