CLO2.2: A memory unit consists of 8k words with each word consisting of 16 bits. How many address lines and input/output data lines are needed. (k=210)address lines and 13 input-output data lines 16 .A Oaddress lines and 16 input-output data lines 13 .B Oaddress lines and 8 input-output data lines 16 .C Oaddress lines and 16 input-output data lines &8.D O

Name: CLO2.2: A memory unit consists of 8k words with each word consisting
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: CLO2.2: A memory unit consists of 8k words with each word consisting of 16 bits. How many address lines and input/output data lines are needed. (k=210)address lines and 13 input-output data lines 16 .A Oaddress lines and 16 input-output data lines 1

Engineering

Computer Science

CLO2.2: A memory unit consists of 8k words with each word consisting of 16 bits. How many address lines and input/output data lines are needed. (k=2" address lines and 13 input-output data lines 16 .A O 210, address lines and 16 input-output data lines 13 .B O address lines and 8 input-output data lines 16 .C O address lines and 16 input-output data lines 8 .D O

CLO2.2: A memory unit consists of 8k words with each word consisting of 16 bits. How many address lines and input/output data lines are needed. (k=2" address lines and 13 input-output data lines 16 .A O 210, address lines and 16 input-output data lines 13 .B O address lines and 8 input-output data lines 16 .C O address lines and 16 input-output data lines 8 .D O

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 30VE

See similar textbooks

Similar questions

Exercise 2: A byte addressable memory has a size of 1024 MBytes. This memory is attached to a direct mapping cache of 32KBytes that contains 1024 lines. a. What is the memory address length? b. What is the block size? c. What is the number of blocks in main memory? d. What is the length in bit of: tag (T), line number (L) and byte number (W)? e. Determine in Hexadecimal the tag (T), line number (L) and byte number (W) of the following Hexadecimal memory address: 000008AE f. What is the block that contains the address 000000DE? g. Which line of the cache can hold the block containing 000000DE?
. Assume SP=0XE99D, R16=0XE2, R17=0x25, R01=0XFC, R15=0X1F and the following memory information. Address contents (hex) post Address contents (hex) post pre 22 pre 44 OXE996 OXE99C OXE997 46 OXE99D C5 OXE998 17 OXE99E Аб OXE999 21 OXE99F 77 ОхЕ99A F2 OXE9A0 78 OXE99B C3 OXE9A1 A5 Find the values of the registers SP, R01, R16 and R17 after the following operations. РОP R01 РО R16 РОP R17 РOP R20 PUSH R15 SP R16 R17 R01 R20 R15
7
Q1- Write a program in assembly language for the 8085 microprocessor to send one byte of data located at the memory address (3000H ) using SOD at a baud rate of 1200. Information: The 8085 processor operates at a frequency of 3.072 MHz . When sending the required byte, you must adhere to the following: The two high bits of the start bits(1 1) must be sent, after that the data bits are sent, after that the low bit of the stop bit (0) is sent. The following flowchart will help you. The solution must be integrated and include the calculation of the baudrate delay time
The memory unit of a computer has 1M words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 6 addressing modes; a register address field to specify one of 28 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following: a) How large must the mode field be? b) How large must the register field be? c) How large must the address field be? d) How large is the opcode field?
Q5.Write a multiplication an Intel 8085 assembly program to multiply 2 numbers. The numbers are stored in memory locations 3000H & 3001H. Store the result in memory locations 3002H & 3003H. Show your flow chart and the assembly code. Q6. Answer True or False for the followings: a) Machine code is the assembly code b) Data field is 16 bit while address field is 8 bit c) Trainerkitcanbeused for implementing assembly code d) ADo bus can be used for addressing and datatransfer e) WR and RD pins are on the same pin
None
1. Windows The hypothetical machine of has two I/O instructions: 0011 Load AC from I/O 0011 Store ÁC to I/O In these cases, the 12-bit address identifies a particular I/O device. Show the program execution for the following program: Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from device 68 is 10 and that location 326 contains a value of 35 Windows The hypothetical machine of has two I/C 0011 Load AC from I/O 0011 Store AC to I/O In these cases, the 12-bit address identifies a parti execution for the following program:4 Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from devi contains a value of 35. 여기에 질문을 입력하거나 붙여 넣으세요.
Make a quadruples address code out of the statement below: A = - A * (A + B ) - (B – C) / D
Q6: Assume total number of addresses a CPU can manage are 12 bits long. a. What is the maximum size of memory if byte addressable? b. What is the maximum size of memory if word (2-byte long) addressable? C. If CPU uses left most 2 bits to interleave across RAM chips. How many maximum number of RAM chips it can support. d. For this memory if there are two different RAM chips in the market RAM of 1 KB for $10 and RAM of 100 KB for $11. Which RAM chip you would buy for this computer? Why?
c) To illustrate what difference a vector processor can make as compared to a traditional CPU, consider a hypothetical RISC machine with these lines of code ; Hypothetical RISC machine; add 10 numbers in a to 10 numbers in b, storing results in c; assume a, b, and c are memory locations in their respective registers move $10, count ; count := 10 loop: load r1, aload r2, badd r3,r1,r2 ;r3:=r1+r2store r3, cadd a,a,$4 ;moveonadd b,b,$4add c,c,$4dec count ; decrementjnez count, loop ; loop back if count is not yet 0 ret How would a Cray-style vector machine process this information? d.) State three advantages in the vector style approach
Q1: A computer uses a memory unit with 512 words of 16 bits each. A binary instruction code is stored in one word of memory. The instruction has three parts: an indirect bit, an operation code, and an address part. (1) Draw the instruction word format and indicate the number of bits in each part. (2) How many bits are there in the data and address inputs of the memory?