B. Design a counter which counts from (0011)2 to (1110)2 using 74x163 IC and external gates. The counter should start counting when an active-low ENABLE (EN_L) input is asserted. CLR1 CLK 2 A3 16 Vcc 15 RCO QA | QB 12 Qc 14 4 13 C5 6. 11 ENPO7 10 ENT GND 8 9 LOAD Fig. 1. Block diagram of 74x163 IC. OON ON

B. Design a counter which counts from (0011)2 to (1110)2 using 74x163 IC and external gates. The counter should start counting when an active-low ENABLE (EN_L) input is asserted. CLR1 CLK 2 A3 16 Vcc 15 RCO QA | QB 12 Qc 14 4 13 C5 6. 11 ENPO7 10 ENT GND 8 9 LOAD Fig. 1. Block diagram of 74x163 IC. OON ON

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

cmos
Q1. a) For the circuit shown in Figure 1, answer the following questions: D1 Y D2 Figure 1 i. Explain the working of the circuit for different input combinations along with the truth-table. ii. Modify the circuit diagram of Figure 1 to work as a NAND gate circuit. iii. Explain the working of the NAND gate circuit for different input combinations along with the truth-table.
Questions 2) Design an exclusive OR gate using a 2-to-1 MUX and an inverter.
If the gate bias is disabled, the channel of a J-FET is ____. a.short circuited b.open circuited c.All of the above d.unaffected e.destroyed
Study the circuit and determine the need for the 74LS04 inverters at the output of the XOR gates. What are the purposes of these inverters? 5W4 (LSB) DATA SW3 SWITCHES SW2 SWI FROM LOGIC SWITCH A A LSB B 6 13 2 UP A B C COUNT CLR FROM LOGIC 14 SWITCH B 21 4 91 10 12 74193 13 7 D 74L586 9+ 5V 74LS049 +5 V 3 15 142 D 16 31 DIBID ¹8 18 51 > I ill 9 L4 16 41 KS L3 L2 C Da +5V ܬܬܬܬ 14 Dala GND 16 +4 +4 14 12 4 +5V 1/2-74L$20 1/6-74LS04 --- 10 DC VOLTMETER V
find the output of each gate (OR - AND-NOT-NOR- NAND -XOR) by using 3 inputs (A,B,C)?
A NAND Gate a.Goes HIGH only when all inputs are HIGH b.Goes HIGH if one or the other inputs are HIGH but not both c.Goes HIGH if any input is HIGH d.Goes HIGH only when all inputs are LOW
None
Q2) Derive the NOT gate and then sketch the MUX equivalen?
please .
None
7. A certain TTL. gate has lat -20 A, la 01 mA, kan 04 mA and ke4 mA. Determine the input and ourput loading in the HIGH and LOw states in terms of UL. When the I UL (LOW state)-1.6 mA and I UL (HIGH state)40 A.