Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
A student is required to design a DRAM chip with word size of 4 bits, with row and column address decoders limited to 6 input bits. (a) What is the largest memory chip that the student can design under these restrictions? (i) (ii) How many decoder NAND gates does the student's design save over one which uses a single large address decoder? (iii) What are the advantages and disadvantages of using DRAM compared to using SRAM?

A student is required to design a DRAM chip with word size of 4 bits, with row and column address decoders limited to 6 input bits. (a) What is the largest memory chip that the student can design under these restrictions? (i) (ii) How many decoder NAND gates does the student's design save over one which uses a single large address decoder? (iii) What are the advantages and disadvantages of using DRAM compared to using SRAM?

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question
Q2 (а) A student is required to design a DRAM chip with word size of 4 bits, with row and column address decoders limited to 6 input bits. What is the largest memory chip that the student can design under these restrictions? (i) (ii) How many decoder NAND gates does the student’s design save over one which uses a single large address decoder? (iii) What are the advantages and disadvantages of using DRAM compared to using SRAM? (b) Memory with read timing parameters described by Figure Q2b is used as part of a synchronous system, with input being fed directly from the outputs of registers with tpd = 5 ns (rising clock edge to stable output) and outputs being fed to a register with setup and hold times of ts = 3ns and th = 2ns respectively. State the maximum clock frequency at which it can be driven. ADDRESS CS CSHZ + 'AcS DATA OUT 'CSLZ LACS=12 ns (max.) 'CSLZ-3 ns (min.) tCSHZ=6 ns (max.) Figure Q2b. Continued overleaf Page 3 of 4 (c) Describe the benefit of using VHDL in the design of large-scale digital systems.
Transcribed Image Text:Q2 (а) A student is required to design a DRAM chip with word size of 4 bits, with row and column address decoders limited to 6 input bits. What is the largest memory chip that the student can design under these restrictions? (i) (ii) How many decoder NAND gates does the student’s design save over one which uses a single large address decoder? (iii) What are the advantages and disadvantages of using DRAM compared to using SRAM? (b) Memory with read timing parameters described by Figure Q2b is used as part of a synchronous system, with input being fed directly from the outputs of registers with tpd = 5 ns (rising clock edge to stable output) and outputs being fed to a register with setup and hold times of ts = 3ns and th = 2ns respectively. State the maximum clock frequency at which it can be driven. ADDRESS CS CSHZ + 'AcS DATA OUT 'CSLZ LACS=12 ns (max.) 'CSLZ-3 ns (min.) tCSHZ=6 ns (max.) Figure Q2b. Continued overleaf Page 3 of 4 (c) Describe the benefit of using VHDL in the design of large-scale digital systems.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS