4. FIGURE 1 shows how a 3 to 8 line decoder (TTL 74138) can be used in conjunction with NAND gate (TTL 74133) to connect a set of switches to the data bus of a microprocessor system via buffers (TTL 74367). Answer the following questions relating to the diagram: a) What address, in HEX, is required on the address bus in order toread the switches? b) RD and MEMRQare control lines from the CPU. What must their logic state be in order to read the switches?
4. FIGURE 1 shows how a 3 to 8 line decoder (TTL 74138) can be used in conjunction with NAND gate (TTL 74133) to connect a set of switches to the data bus of a microprocessor system via buffers (TTL 74367). Answer the following questions relating to the diagram: a) What address, in HEX, is required on the address bus in order toread the switches? b) RD and MEMRQare control lines from the CPU. What must their logic state be in order to read the switches?
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question

Transcribed Image Text:4. FIGURE 1 shows how a 3 to 8 line decoder (TTL 74138) can be used in conjunction with NAND gate (TTL
74133) to connect a set of switches to the data bus of a microprocessor system via buffers (TTL 74367).
Answer the following questions relating to the diagram:
a) What address, in HEX, is required on the address bus in order toread the switches?
b) RD and MEMRQare control lines from the CPU. What must their
logic state be in order to read the switches?
Data bus
74 367
74 133
74 138
A15
D7
DO
EN
EN
Address
bus
MEMRQ
A4
A1
A0
EN
TRUTH TABLE
CBA|O 12 3 4 5
0 0 00 111 1 1 11
0 0
6
110 1 1 1 1 1 1
0 1 01 10 1 1 1 1 1
0 1 11 1 10 1 1 1 1
1 0 01 1 1101 1 1
10 11 1 1 1 101 1
1 101 1 1 1 1 1 0 1
1 1 11 1 1 1 1 1 1 0
74 367
(part of)
FIGURE 1
Data enable
Data outputs
Input switches
Expert Solution

This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
This is a popular solution!
Trending now
This is a popular solution!
Step by step
Solved in 2 steps with 2 images

Recommended textbooks for you

Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON

Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science

Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning

Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON

Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science

Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning

Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning

Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education

Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY