Homework Help is Here – Start Your Trial Now!
Engineering
Electrical Engineering
4. A common-source amplifier is based by R₁ and R₂ as shown below. Assume VTHN= |VTHP|= 0.6 V, λN=2p= 0.05 V-¹, and unCox= 200 μA/V² and upCox= 100 μA/V² (a) Assume Ibias = 0.1 mA. Determine R₁ and R₂ to set Vx as 1 V. Also, determine the drain current ID. Neglect channel-length modulation in the calculation. (b) Based on the obtained Ip in (a). Design Rp to achieve the maximum allow gain of this amplifier. Also, determine the small-signal gain Vout/Vin under this condition. (c) If RD is replaced by a PMOS (W/L= 400) as an active load (biased in the saturation region), plot the small-signal model and determine the small-signal gain of the amplifier. Assume ID is kept the same as in (a). How about if the PMOS is replaced by an idea current source of ID? Determine the small-signal gain under this condition. VDD= 2.5 V Vin R₁ bias R₂ RD VX|| ID out W/L= 200 Vin R₁ bias R₂ VDD= 2.5 V b Vell Vx|| W/L= 400 out W/L= 200

4. A common-source amplifier is based by R₁ and R₂ as shown below. Assume VTHN= |VTHP|= 0.6 V, λN=2p= 0.05 V-¹, and unCox= 200 μA/V² and upCox= 100 μA/V² (a) Assume Ibias = 0.1 mA. Determine R₁ and R₂ to set Vx as 1 V. Also, determine the drain current ID. Neglect channel-length modulation in the calculation. (b) Based on the obtained Ip in (a). Design Rp to achieve the maximum allow gain of this amplifier. Also, determine the small-signal gain Vout/Vin under this condition. (c) If RD is replaced by a PMOS (W/L= 400) as an active load (biased in the saturation region), plot the small-signal model and determine the small-signal gain of the amplifier. Assume ID is kept the same as in (a). How about if the PMOS is replaced by an idea current source of ID? Determine the small-signal gain under this condition. VDD= 2.5 V Vin R₁ bias R₂ RD VX|| ID out W/L= 200 Vin R₁ bias R₂ VDD= 2.5 V b Vell Vx|| W/L= 400 out W/L= 200

Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
See similar textbooks
icon
Related questions
Question

Only A

4. A common-source amplifier is based by R₁ and R₂ as shown below. Assume VTHN= |VTHP|= 0.6 V, AN=2p= 0.05 V-¹, and unCox= 200 μA/V² and upCox= 100 μA/V² (a) Assume Ibias = 0.1 mA. Determine R₁ and R₂ to set Vx as 1 V. Also, determine the drain current ID. Neglect channel-length modulation in the calculation. (b) Based on the obtained Ip in (a). Design Rp to achieve the maximum allow gain of this amplifier. Also, determine the small-signal gain Vout/Vin under this condition. (c) If RD is replaced by a PMOS (W/L= 400) as an active load (biased in the saturation region), plot the small-signal model and determine the small-signal gain of the amplifier. Assume ID is kept the same as in (a). How about if the PMOS is replaced by an idea current source of ID? Determine the small-signal gain under this condition. VDD= 2.5 V Vin R₁ bias R₂ RD VX|| ID out W/L= 200 R₁ Ibias Vino R₂ VDD= 2.5 V m voll _% W/L= 400 Vout W/L= 200
Transcribed Image Text:4. A common-source amplifier is based by R₁ and R₂ as shown below. Assume VTHN= |VTHP|= 0.6 V, AN=2p= 0.05 V-¹, and unCox= 200 μA/V² and upCox= 100 μA/V² (a) Assume Ibias = 0.1 mA. Determine R₁ and R₂ to set Vx as 1 V. Also, determine the drain current ID. Neglect channel-length modulation in the calculation. (b) Based on the obtained Ip in (a). Design Rp to achieve the maximum allow gain of this amplifier. Also, determine the small-signal gain Vout/Vin under this condition. (c) If RD is replaced by a PMOS (W/L= 400) as an active load (biased in the saturation region), plot the small-signal model and determine the small-signal gain of the amplifier. Assume ID is kept the same as in (a). How about if the PMOS is replaced by an idea current source of ID? Determine the small-signal gain under this condition. VDD= 2.5 V Vin R₁ bias R₂ RD VX|| ID out W/L= 200 R₁ Ibias Vino R₂ VDD= 2.5 V m voll _% W/L= 400 Vout W/L= 200
Expert Solution
steps

Step by step

Solved in 2 steps with 2 images

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Knowledge Booster
Diode-Transistor Logic Circuit
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,
SEE MORE TEXTBOOKS