3 of 3 - + Automatic Zoom 5. A NAND-gate version of a J-K flip-flop is shown below. The present state is Q = 0, Q' = 1 with the CLK off. The inputs are J = K = 1. On the figure, write the inputs and outputs (0 or 1) of all the gates. Then, when CLK → 1, show what inputs and outputs change, and what the next state of Q and Q' become. E.g., if the output of a gate was initially 0, then it changes to 1, you'd write "O → 1" by the output of that gate.

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question

I just started the section on flip flops and am still leary about looking at them with a nand gate operator.  I think I understand but the clock is throwing me off. 

Thank you for the help. 

O Propa
O Priorit
A Differe
O Introd
O MTH-
O Findir
Chanc
E Dashb
ЕС Х
O ECE 1
M Inbox
Б Answ
b Answe
b Answe +
->
A https://d2l.pdx.edu/d2l/le/content/876966/viewContent/5903059/View
Update :
3 of 3
+
Automatic Zoom
>>
5. A NAND-gate version of a J-K flip-flop is shown below. The present state is Q = 0, Q' = 1
with the CLK off. The inputs are J = K = 1. On the figure, write the inputs and outputs (0 or
1) of all the gates. Then, when CLK → 1, show what inputs and outputs change, and what
the next state of Q and Q' become. E.g., if the output of a gate was initially 0, then it
changes to 1, you'd write "O → 1" by the output of that gate.
%3D
J
Q
CLK
Q
K
8:32 AM
O Type here to search
24%
49°F
12/1/2021
2
|D
Transcribed Image Text:O Propa O Priorit A Differe O Introd O MTH- O Findir Chanc E Dashb ЕС Х O ECE 1 M Inbox Б Answ b Answe b Answe + -> A https://d2l.pdx.edu/d2l/le/content/876966/viewContent/5903059/View Update : 3 of 3 + Automatic Zoom >> 5. A NAND-gate version of a J-K flip-flop is shown below. The present state is Q = 0, Q' = 1 with the CLK off. The inputs are J = K = 1. On the figure, write the inputs and outputs (0 or 1) of all the gates. Then, when CLK → 1, show what inputs and outputs change, and what the next state of Q and Q' become. E.g., if the output of a gate was initially 0, then it changes to 1, you'd write "O → 1" by the output of that gate. %3D J Q CLK Q K 8:32 AM O Type here to search 24% 49°F 12/1/2021 2 |D
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 4 steps with 3 images

Blurred answer
Knowledge Booster
Latches and Flip-Flops
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,