2. In comparison to ASIC and PLD, VLSI technology offers better performance smaller size and lower NRE costs. a. True b. False 3. For low volume production, a PLD based implementation of a processor costs less than a full-custom implementation of the same processor. a. True b. False 4. Adding designers to the team reduces the productivity per designer due to conflicts and management issues. a. True b. False 5. One way to improve a processor's performance is to reduce the size of its datapath. a. True b. False 6. The Harvard memory architecture is more suited for pipelined processors. a. True b. False 7. EPROM is erasable and in-system programmable. a. True b. False 8. PSRAM is an SRAM with a permanent battery. a. True b. False 9. DRAM has higher bit density than SRAM a. True b. False 10. The "write-through" cache write mechanism is efficient and creates less bus traffic. a. True b. False

2. In comparison to ASIC and PLD, VLSI technology offers better performance smaller size and lower NRE costs. a. True b. False 3. For low volume production, a PLD based implementation of a processor costs less than a full-custom implementation of the same processor. a. True b. False 4. Adding designers to the team reduces the productivity per designer due to conflicts and management issues. a. True b. False 5. One way to improve a processor's performance is to reduce the size of its datapath. a. True b. False 6. The Harvard memory architecture is more suited for pipelined processors. a. True b. False 7. EPROM is erasable and in-system programmable. a. True b. False 8. PSRAM is an SRAM with a permanent battery. a. True b. False 9. DRAM has higher bit density than SRAM a. True b. False 10. The "write-through" cache write mechanism is efficient and creates less bus traffic. a. True b. False

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 1RP

See similar textbooks

Similar questions

1. A microcontroller offers CPUS with integrated memory and peripheral interfaces. a. True b. False 2. In comparison to ASIC and PLD, VLSI technology offers better performance, smaller size and lower NRE costs. a. True b. False 3. For low volume production, a PLD based implementation of a processor costs less than a full-custom implementation of the same processor. a. True b. False 4. Adding designers to the team reduces the productivity per designer due to conflicts and management issues. a. True b. False 5. One way to improve a processor's performance is to reduce the size of its datapath. а. True b. False 6. The Harvard memory architecture is more suited for pipelined processors. a. True b. False 7. EPROM is erasable and in-system programmable. а. True b. False 8. PSRAM is an SRAM with a permanent battery. a. True b. False 9. DRAM has higher bit density than SRAM a. True b. False 10. The "write-through" cache write mechanism is efficient and creates less bus traffic. a. True b.…
Explore the concept of superpipelining and its implications on processor performance.
Identify the properties of processors that are based on RISC architecture a. The length of all instructions in RISC are not fixed and the design is simple. O b. The length of all instructions in RISC are not fixed and the architecture is highly pipelined. O c. RISC instructions are complex and use large register sets with simple Register-Register architecture. O d. Control unit of RISC is hardwired and the memory references are less.
Discuss the challenges and trade-offs involved in designing longer pipelines versus shorter pipelines in CPU architecture.
What difficulties do SPEC CPU benchmarks solve compared to Whetstone, Dhrystone, and Linpack?
Pick an architecture other than those covered in this chapter. Do research to find out how your architecture deals with the concepts introduced in this chapter, as was done for Intel and MIPS.
Explore the concept of Moore's Law and its impact on microchip development. How has the shrinking of transistor sizes influenced the performance and capabilities of microchips?
Subject: Computer Organization and Architecture 2d
Discuss the trade-offs between the depth of a pipeline and the achievable clock rate in processor design.
Assess the advancements in pipelining techniques, such as VLIW (Very Long Instruction Word) and SIMD (Single Instruction, Multiple Data).
Compare Intel Quark SE C1000, PIC32MX795F512H, and AT32UC3A1512 microcontrollers in terms of the manufacturing company, CPU type, max speed (MHz), program memory Size (KB), SRAM size (KB), EEPROM size (KB), and used applications. Support your answer using figure/diagram
1. Anna designs a 2.5 GHz processor where two important programs, A and B, take onesecond each to execute. Each program has a CPI of 1.25. Elsa is tasked with designingthe company's next-generation processor and she comes up with an idea that improvesthe CPI of A to 1.1 and the CPI of B to 0.9. But the idea is so complex that theprocessor can only be implemented with a cycle time of 0.5 ns. Does Elsa's newprocessor out-perform Anna's processor on program A? How about on program B?2. Consider two different implementations of the same instruction set architecture. Theinstructions can be divided into four classes according to their CPI (class A, B, C, andD). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clockrate of 3 GHz and CPIs of 1, 2, 2, and 2.Given a program with a dynamic instructioncount of 106 instructions divided into classes as follows: 10% class A, 20% class B,50% class C, and 20% class D, which is faster: P1 or P2?