Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
11. *11. Suppose we have a computer that uses a memory address word size of 8 bits. This computer has a 16-byte cache with 4 bytes per block. The computer accesses a number of memory locations throughout the course of running a program. Suppose this computer uses direct-mapped cache. The format of a memory address as seen by the cache is shown here: Tag 4 bits Block 2 bits Offset 2 bits The system accesses memory addresses in this exact order: OX6E, oxB9, ox17, OXE0, ox4E, ox4F, ox50, ox91, oxA8, oxA9, OXAB, OXAD, ox93, and ox94. The memory addresses of the first four accesses have been loaded into the cache blocks as shown below. (The contents of the tag are shown in binary, and the cache "contents" are simply the address stored at that cache location.) Cache contents Tag contents (represented by address) Block 0 1110 OXEO OXE1 OXE2 ОХЕЗ Cache contents Tag contents (represented by address) Block 1 0001 Ox14 Ox15 Ox16 Ox17 Block 2 1011 ОхB8 ОхВ9 OXBA OXBB Block 3 0110 Ox6C Ox6D OX6E OX6F

11. *11. Suppose we have a computer that uses a memory address word size of 8 bits. This computer has a 16-byte cache with 4 bytes per block. The computer accesses a number of memory locations throughout the course of running a program. Suppose this computer uses direct-mapped cache. The format of a memory address as seen by the cache is shown here: Tag 4 bits Block 2 bits Offset 2 bits The system accesses memory addresses in this exact order: OX6E, oxB9, ox17, OXE0, ox4E, ox4F, ox50, ox91, oxA8, oxA9, OXAB, OXAD, ox93, and ox94. The memory addresses of the first four accesses have been loaded into the cache blocks as shown below. (The contents of the tag are shown in binary, and the cache "contents" are simply the address stored at that cache location.) Cache contents Tag contents (represented by address) Block 0 1110 OXEO OXE1 OXE2 ОХЕЗ Cache contents Tag contents (represented by address) Block 1 0001 Ox14 Ox15 Ox16 Ox17 Block 2 1011 ОхB8 ОхВ9 OXBA OXBB Block 3 0110 Ox6C Ox6D OX6E OX6F

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question

What memory blocks will be in the cache after the last address has been accessed?

11. *11. Suppose we have a computer that uses a memory address word size of 8 bits. This computer has a 16-byte cache with 4 bytes per block. The computer accesses a number of memory locations throughout the course of running a program. Suppose this computer uses direct-mapped cache. The format of a memory address as seen by the cache is shown here: Tag 4 bits Block 2 bits Offset 2 bits
Transcribed Image Text:11. *11. Suppose we have a computer that uses a memory address word size of 8 bits. This computer has a 16-byte cache with 4 bytes per block. The computer accesses a number of memory locations throughout the course of running a program. Suppose this computer uses direct-mapped cache. The format of a memory address as seen by the cache is shown here: Tag 4 bits Block 2 bits Offset 2 bits
The system accesses memory addresses in this exact order: OX6E, oxB9, ox17, OXE0, ox4E, ox4F, ox50, ox91, oxA8, oxA9, OXAB, OXAD, ox93, and ox94. The memory addresses of the first four accesses have been loaded into the cache blocks as shown below. (The contents of the tag are shown in binary, and the cache "contents" are simply the address stored at that cache location.) Cache contents Tag contents (represented by address) Block 0 1110 OXEO OXE1 OXE2 ОХЕЗ Cache contents Tag contents (represented by address) Block 1 0001 Ox14 Ox15 Ox16 Ox17 Block 2 1011 ОхB8 ОхВ9 OXBA OXBB Block 3 0110 Ox6C Ox6D OX6E OX6F
Transcribed Image Text:The system accesses memory addresses in this exact order: OX6E, oxB9, ox17, OXE0, ox4E, ox4F, ox50, ox91, oxA8, oxA9, OXAB, OXAD, ox93, and ox94. The memory addresses of the first four accesses have been loaded into the cache blocks as shown below. (The contents of the tag are shown in binary, and the cache "contents" are simply the address stored at that cache location.) Cache contents Tag contents (represented by address) Block 0 1110 OXEO OXE1 OXE2 ОХЕЗ Cache contents Tag contents (represented by address) Block 1 0001 Ox14 Ox15 Ox16 Ox17 Block 2 1011 ОхB8 ОхВ9 OXBA OXBB Block 3 0110 Ox6C Ox6D OX6E OX6F
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS