1. What is the optimum size of the memory?
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question
1. What is the optimum size of the memory?
2. What is the size of the state decoder?
2 x 4 |
||
3 x 8 |
||
4 x 16 |
||
5 x 32 |
||
6 x 64 |
3. Which of the following is the correct input to the state counter?
"0, IR[2:0]" |
||
"1, IR[2:0]" |
||
"IR[2:0], 0" |
||
"IR[2], 0, IR[1:0]" |
4. What state/s should activate the CLR control line of the state counter?
![ACLOAD
PCLOAD +
PCINC
PCBUS T
AC
MPU
8.
PC
ACINÇ
READ
ALUSEL1
ADD/ SUB/
8
ALUSELO !
ALUBUS
AND / OR
RD
8.
8-bit
Memory
BUS
-DRLOAD
_B
8
DR
-DRBUS
5
AR
Control Signals
MEMBUS
ARLOAD
Control
3
IR
3
Unit
IRLOAD
ALU OPERATIONS SELECT LINES / CONTROL SIGNALS
ALU OPERATION ALUSEL1
ALUSELO
XOR
SUB
1
ADD
1
1
INSTRUCTION SET ARCHITECTURE
Each instruction code is composed of eight bits. Bits 7-5 are used for the opcodes, while bits 4-0 are for the address.
Instruction
Орсode
Instruction Format
Instruction
Орсode
Instruction Format
XOR
010
010 AAAAA
JMP
101
101 AAAAA
SUB
011
011AAAAA
LDA
110
110 AAAAA
ADD
100
100 AAAAA
INC
111
111 XXXXX
FETCH AND EXECUTE CYCLES (RTL)
FETCH CYCLE
ADD EXECUTE CYCLE
XOR EXECUTE CYCLE
FETCH1
AR E PC
ADD1
DR E MEM
XOR1
DR E MEM
FETCH2
DR E MEM,
ADD2
АC€ AC + DR
XOR2
AC E AC O DR
IR E DR[7:5],
SUB EXECUTE CYCLE
FETCH3
INC EXECUTE CYCLE
AR E DR[4:0],
SUB1
DR E MEM
INC1
AC E AC + 1
PC E PC + 1
SUB2
AC E AC - DR
LDA EXECUTE CYCLE
JMP EXECUTE CYCLE
LDA1
DR E MEM
JMP1
PC E DR[4:0]
LDA2
AC + DR](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2Fbd68b004-dcae-4c89-8423-a485de600479%2F9edb24ad-e943-46d8-aa24-42274bc17e6c%2Fisfo5d_processed.png&w=3840&q=75)
Transcribed Image Text:ACLOAD
PCLOAD +
PCINC
PCBUS T
AC
MPU
8.
PC
ACINÇ
READ
ALUSEL1
ADD/ SUB/
8
ALUSELO !
ALUBUS
AND / OR
RD
8.
8-bit
Memory
BUS
-DRLOAD
_B
8
DR
-DRBUS
5
AR
Control Signals
MEMBUS
ARLOAD
Control
3
IR
3
Unit
IRLOAD
ALU OPERATIONS SELECT LINES / CONTROL SIGNALS
ALU OPERATION ALUSEL1
ALUSELO
XOR
SUB
1
ADD
1
1
INSTRUCTION SET ARCHITECTURE
Each instruction code is composed of eight bits. Bits 7-5 are used for the opcodes, while bits 4-0 are for the address.
Instruction
Орсode
Instruction Format
Instruction
Орсode
Instruction Format
XOR
010
010 AAAAA
JMP
101
101 AAAAA
SUB
011
011AAAAA
LDA
110
110 AAAAA
ADD
100
100 AAAAA
INC
111
111 XXXXX
FETCH AND EXECUTE CYCLES (RTL)
FETCH CYCLE
ADD EXECUTE CYCLE
XOR EXECUTE CYCLE
FETCH1
AR E PC
ADD1
DR E MEM
XOR1
DR E MEM
FETCH2
DR E MEM,
ADD2
АC€ AC + DR
XOR2
AC E AC O DR
IR E DR[7:5],
SUB EXECUTE CYCLE
FETCH3
INC EXECUTE CYCLE
AR E DR[4:0],
SUB1
DR E MEM
INC1
AC E AC + 1
PC E PC + 1
SUB2
AC E AC - DR
LDA EXECUTE CYCLE
JMP EXECUTE CYCLE
LDA1
DR E MEM
JMP1
PC E DR[4:0]
LDA2
AC + DR
Expert Solution
![](/static/compass_v2/shared-icons/check-mark.png)
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
This is a popular solution!
Trending now
This is a popular solution!
Step by step
Solved in 2 steps
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
Recommended textbooks for you
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Concepts of Database Management](https://www.bartleby.com/isbn_cover_images/9781337093422/9781337093422_smallCoverImage.gif)
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
![Prelude to Programming](https://www.bartleby.com/isbn_cover_images/9780133750423/9780133750423_smallCoverImage.jpg)
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
![Sc Business Data Communications and Networking, T…](https://www.bartleby.com/isbn_cover_images/9781119368830/9781119368830_smallCoverImage.gif)
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY