1. The execution times for three systems running five benchmarks are shown in the table below. Compare the relative performance of each of these systems (i.e., A to B, B to C, and A to C) using the arithmetic and geometric means. Are there any surprises? Explain System A System B System C Program Execution Execution Execution time time time 45 120 70 200 280 340 250 150 250 400 380 500 800 1100 600 V W X > Z

1. The execution times for three systems running five benchmarks are shown in the table below. Compare the relative performance of each of these systems (i.e., A to B, B to C, and A to C) using the arithmetic and geometric means. Are there any surprises? Explain System A System B System C Program Execution Execution Execution time time time 45 120 70 200 280 340 250 150 250 400 380 500 800 1100 600 V W X > Z

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

1. We wish to compare the performance of two different machines: M1 and M2. The following measurements have been made on these machines: Program Time on M1 Time on M2 1 10 seconds 5 seconds 2 3 seconds 4 seconds Which machine is faster for each program, and by how much? 2. For M1 and M2 of problem 1, the following additional measurements are made:. Find the instruction execution rate (instructions per second) for each machine when running program 1. Program Instructions executed on M1 Instructions executed on M2 1 200 x 106 160 x 106 3. For M1 and M2 of problem 1, if the clock rates are 200 MHz and 300 MHz, respectively, find the CPI for program 1 on both machines using the data provided in problems 1 and 2. 4. You are going to enhance a machine, and there are two possible improvements: either make multiply instructions run four times faster than before or make memory access instructions run two times faster than before. You…
compute MIPS for two different machines running a given set of benchmark programs: No. of No. of instructions cycles per instruction Instruction category (in millions) Machine (A) ALU 8 1 Load & store 4 3 Branch Others Machine (B) ALU 10 1 Load & store 8. 2 Branch Others 4
1
part a,b and c already answered earlier Part D and E please only thanks
Suppose we had a processor design with 5 stages where each stage takes the following amount of time: IF: 400 ps ID: 200 ps EX: 300 ps MEM: 500 ps WB: 200 psQ1: If you choose a pipelined design, what is the CPI? Assume that we have enough instructions such that the brief ramp up period at the beginning and the ramp down period at the end with less than 100% utilization does not matter. Q2: If you choose a pipelined design, what is the average execution time per instruction in picoseconds?
A systolic array, a specific type of array, serves as an example of a MISD machine. A systolic array is a network of data processing units that is organised as a pipeline network or "wavefront." Due to the fact that execution is started when new data is received, none of these components require the usage of a programme counter. With each unit completing alternate calculation and communication steps on a single clock cycle, clocked systolic arrays calculate in "lock-step."
Why are algorithms taken into account while creating Data Structures?
A program runs in 20 sec in machine A with a clock speed of 200 MHz. A computer architecture wants to build a machine B which will run this program in 6 seconds. The architect has delivered that a substantial increase in clock rate is possible, but this will affect the design of the rest of the CPU causing machine B to require 1.2 times as many clock cycles as machine A for this program. What clock rate should be targeted for the best design in MHz ?
A systolic array, a specific type of array, serves as an example of a MISD machine. A systolic array is a network of data processing units that is organised as a pipeline network or "wavefront." Due to the fact that execution is started when new data is received, none of these components require the usage of a programme counter. With each unit completing alternate calculation and communication steps on a single clock cycle, clocked systolic arrays calculate in "lock-step."
Question 20 Consider two different machines with two different instruction sets, both of which have a clock rate of 800 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs. Instruction Type Machine A Arithmetic and logic Load and store Branch Others Machine B Arithmetic and logic Load and store Branch Others O 50 ms O 70 ms O 55.2 ms O 60 ms Instruction Count (millions) O None of them 8 4 2 4 10 8 2 4 Cycles per Instruction 1 3 4 With machine A, how long would it take to execute the program? 3 1 2 4 3
The subject is “information Technology”. The topic of the questions are under the little Man Computer .
calculate the rate of MIPS by executing a program that has 600 MHz processor and 1 million instructions, also the CPI of each instruction type are 1,2,4,8 and the instructions are logical, load, branch, memory respectively where the instruction mix are given as 30%, 15%, 25% and 30%· Trace the result after execution: