1. Given the hit ratio of level-1 cache is 0.1 and the access time is 1, the hit ratio of level-2 cache is 0.2 and the access time is 10, the hit ratio of level-3 cache is 0.3 and the access time is 100, and the hit ratio of the main memory is 0.4 and the access time of the main memory is 1000, what are the CETA, NETA if 3-level cache is applied and the ETA if no cache is applied?

1. Given the hit ratio of level-1 cache is 0.1 and the access time is 1, the hit ratio of level-2 cache is 0.2 and the access time is 10, the hit ratio of level-3 cache is 0.3 and the access time is 100, and the hit ratio of the main memory is 0.4 and the access time of the main memory is 1000, what are the CETA, NETA if 3-level cache is applied and the ETA if no cache is applied?

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

For an 8-word wide cache with the following access times: L1: 10 bus cycles, L2: 500 bus cycles, calculate the effective bandwidth
It would be very helpful if you could give an example of a proper implementation of one of the cache protocols.
i need the answer quickly
i need the answer quickly
On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main memory over the bus to the processor takes three clock cycles in the case of no wait state insertion; the data are delivered to the processor in parallel with delivery to the cache. a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of 16.67 MHz. b. Repeat the calculations assuming insertion of two wait states of one cycle each per memory cycle. What conclusion can you draw from the results?
Explain how the set-associative cache concept combines the concepts of direct cache and fully associative cache in a single concept.
Explain the differences between inclusive and exclusive cache
Give the correct solution only
Consider a computer with the following characteristics: total of 4 Mbyte of main memory; word size of 1 byte; block size of 8 bytes; and cache size of 32 Kbytes. For the main memory address of 3BBCAE, give the corresponding tag and offset value for a fully-associative cache in HEX. You have to show your solution steps.
Explain how the set-associative cache concept combines the concepts of direct cache and fully associative cache in a single concept.
What principles are preferred to bring data into cache, so that low amount of miss ratio is being observed?
The hit rate of the memory closest to the ALU is increased from 75% to 80% in a practical cache memory hierarchy. The hit latency (or hit time) for the closest memory is 20ps, while the miss latency is 20ns. What would the expected reduction in the average memory access latency be?