1. Convert the decimal into binary. Use IEEE-32-bit floating-point format -21.875

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
1.
Convert the decimal into binary. Use IEEE-32-bit floating-point format
-21.875
2.
Convert the following IEEE-32-bit floating-point number into decimal
1
1
1
1
1
1
1
0 1
0 0
3.
A pipelined processor has the following internal stages:
Fetch – Decode - Operand Address Calculation – Execution -- Memory Data Read – Write Result
How many stages are required to clear in case of a conditional instruction evaluated TRUE.
How many stages are required to clear in case of a conditional instruction evaluated FALSE.
4.
Assume you have a 2-way set associative cache having 1K lines each having capacity of 4 Bytes. A Byte
addressable main memory uses 32 bit physical address. The cache has a hit ratio of 90% and is initially empty.
How many bytes of data are brought into the cache with physical address FAB12389H?
5.
What do you understand by resource conflict in pipelining? (answer in maximum 8 words)
6.
What is the main difference between Integer ALU and Floating Point ALU? (just 1 point)
7.
For same sizes of RAM, Cache, block and line, which mapping technique results the lowest Tag to Data ration?
(answer in maximum 2 words)
8.
A computer having 16MB RAM, 16KB Cache, 16B block, 16B line uses associative mapping technique. How
many Tags are checked each time when the CPU fetches any instruction? (answer in 1 word)
Transcribed Image Text:1. Convert the decimal into binary. Use IEEE-32-bit floating-point format -21.875 2. Convert the following IEEE-32-bit floating-point number into decimal 1 1 1 1 1 1 1 0 1 0 0 3. A pipelined processor has the following internal stages: Fetch – Decode - Operand Address Calculation – Execution -- Memory Data Read – Write Result How many stages are required to clear in case of a conditional instruction evaluated TRUE. How many stages are required to clear in case of a conditional instruction evaluated FALSE. 4. Assume you have a 2-way set associative cache having 1K lines each having capacity of 4 Bytes. A Byte addressable main memory uses 32 bit physical address. The cache has a hit ratio of 90% and is initially empty. How many bytes of data are brought into the cache with physical address FAB12389H? 5. What do you understand by resource conflict in pipelining? (answer in maximum 8 words) 6. What is the main difference between Integer ALU and Floating Point ALU? (just 1 point) 7. For same sizes of RAM, Cache, block and line, which mapping technique results the lowest Tag to Data ration? (answer in maximum 2 words) 8. A computer having 16MB RAM, 16KB Cache, 16B block, 16B line uses associative mapping technique. How many Tags are checked each time when the CPU fetches any instruction? (answer in 1 word)
Expert Solution
steps

Step by step

Solved in 2 steps with 3 images

Blurred answer
Similar questions
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY