1. cache behavior Consider an overly simplistic direct cache of 256 bytes arranged as 16 cache lines of 16 bytes each. Assume that the low order 4 bits of an address indicates the byte within the cache line and the next 4 bits indicate which cache line slot should be used. Assuming no useful data is in the cache at the beginning, how many cache misses will result from the following sequence of addresses being read from memory. Note each cache line that will be loaded into the cache in order.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

Need help with highlighted ones 

Please type hit or miss next to cache as I have already have done for the first 4 but now I’m stuck 

1. cache behavior
Consider an overly simplistic direct cache of 256 bytes arranged as 16 cache lines of 16
bytes each. Assume that the low order 4 bits of an address indicates the byte within the
cache line and the next 4 bits indicate which cache line slot should be used.
Assuming no useful data is in the cache at the beginning, how many cache misses will
result from the following sequence of addresses being read from memory. Note each
cache line that will be loaded into the cache in order.
Show the state of the cache at the end of this activity.
(each address is given in hexadecimal)
00A20140 Miss
00A20144 Hit
7FFF2120 Miss
ZEFF211C Miss
7FFF2108
00A20100
7FFF2100
ZEFF10F8
7FFF10E0
ZEFF10F0
00A20160
00A20164
00A20160
00A20108
00A20140
Transcribed Image Text:1. cache behavior Consider an overly simplistic direct cache of 256 bytes arranged as 16 cache lines of 16 bytes each. Assume that the low order 4 bits of an address indicates the byte within the cache line and the next 4 bits indicate which cache line slot should be used. Assuming no useful data is in the cache at the beginning, how many cache misses will result from the following sequence of addresses being read from memory. Note each cache line that will be loaded into the cache in order. Show the state of the cache at the end of this activity. (each address is given in hexadecimal) 00A20140 Miss 00A20144 Hit 7FFF2120 Miss ZEFF211C Miss 7FFF2108 00A20100 7FFF2100 ZEFF10F8 7FFF10E0 ZEFF10F0 00A20160 00A20164 00A20160 00A20108 00A20140
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY