1 12 1 1 13 1 14 1 15 Table (1) Truth table for a 4-stage binary up counter Procedure: 1. Hook up the counter shown in fig. (1-1) on the logic simulator. 2. Give a clock pulse the number 0001 appears. (This appears as "1000" since FF0 contains the least significant bits). 3. Continue to give a clock pulses and observe that the count progresses to "1111" (15) and resets on the 16th pulse. 4. Increase the frequency of the clock pulse, the counter is still counting but at a higher speed. 5. Design a four stage asynchronous "DOWN" counter then prepare its truth table using logic simulator. Discussion: How many flip-flops are needed in an up-asynchronous counter which can count up to 63. 2. Design a three up-down asynchronous counter such that the up or down counter is selected by a switch. Connect and verify operation. 3. Design a mod-7 asynchronous counter. 的 HIGH FFO FFI FF2 FF3 CLK >C K,

1 12 1 1 13 1 14 1 15 Table (1) Truth table for a 4-stage binary up counter Procedure: 1. Hook up the counter shown in fig. (1-1) on the logic simulator. 2. Give a clock pulse the number 0001 appears. (This appears as "1000" since FF0 contains the least significant bits). 3. Continue to give a clock pulses and observe that the count progresses to "1111" (15) and resets on the 16th pulse. 4. Increase the frequency of the clock pulse, the counter is still counting but at a higher speed. 5. Design a four stage asynchronous "DOWN" counter then prepare its truth table using logic simulator. Discussion: How many flip-flops are needed in an up-asynchronous counter which can count up to 63. 2. Design a three up-down asynchronous counter such that the up or down counter is selected by a switch. Connect and verify operation. 3. Design a mod-7 asynchronous counter. 的 HIGH FFO FFI FF2 FF3 CLK >C K,

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Questions and Report: 1- Implement the logic circuit shown in Fig. 3.4, using only NAND gates. Then record its truth table, and verify it. 2- Repeat step 1 for circuits shown in Fig. 3.5, Fig. 3.6, and Fig. 3.7. -05- EoC IP2 /Digital Logic Lab Experiment No. 3- Implement the following logic functions using only NAND gates. Then verify the truth tables:- Fs = AB + BC + CD + DA F, = ABC + ĀB + A(B + C) F, = AOBOC 4- For truth tables in Table 3.2, implement the function F and verify it. 5- Repeat step 4 for Table 3.3 A B F1 D D Fig. 3.4 Fig. 3.5 Fig. 3.6 Fig. 3.7 - 06 - FoC1D2/Digitel Logie Lob Frnorimont Na
Create the truth table, input and output wave form and the Verilog code (comparator and stimulus) for the logic circuit below. a. 91 94 b. g2 g6 k 93
Create a truth table for the following logic statement: (A NOR B) NAND (B OR C OR D) NAND (A XOR D) Please explain the step of the operation.
Write truth tables and unsimplified Boolean expressions for each of the output signals F1 and F2 in the following circuit. Create the boolean expressions via a direct translation of the circuit.
Design a modulo-6 counter, which counts in the sequence 0, 1, 2, 3, 4, 5, 0, 1, .... The counter counts the clock pulses if its enable input, w, is equal to 1. Use D flip-flops in your circuit. Repeat Problem 6.23 using JK flip-flops. Repeat Problem 6.23 using T flip-flops.
Solve table:-
2. Why the R- S flip-flop is also called "basic flip-flop"? 3. For RS Flip-Flop shown in Fig. 16b, Find Q waveform for the 2 34 5 6 78 CK PR ск CL R (b) following inputs waveforms (CK, R, S). Fig. 16
answer question 1.c… please answer it quickly (in one hour)
1. Given the following circuit: 5 ns D. 1ons The gate delays are as shown above the gates. A, B, C are three input, and all of them are varying, as given below: A = 0 at time 0, and stays constant until time = 20 ns, when it changes to 1 and stays constant there after B = 1 at time = 0, and stays at 1 value until time = 35 ns, and then changes to 0 at35 ns, and stays constant after that. !3! %3D C= 0 at time 0 and changes to 1 at 50ns Plot A, B, C upto time = 70 ns.
Please do the logic circuit using D-flip flops
Q1/ Estimate the Truth Table of the logic circuit shown below and use it to draw the timing diagram of the output signal X and Y in proper relation to the inputs A :: Y се
3. Implement the four-variable function below using a 2-to-4 line decoder (with 'normal' outputs) and a 4-to-1 multiplexer. The selection bits of the multiplexer must be a (MSB) and c (LSB). No supplementary gates are allowed, except for inverters. Show the logic diagram. Assume line decoder's imputs are ordered so that the MSB is at the top. The function is given as: f(a, b,c, d) = Em(0,1,5,7,8,14), where a is the MSB.