Answered: . Using Amdahl's Law, compute the…

. Using Amdahl's Law, compute the speedup gain of an application that has a 55 percent parallel component for (i) (ii) three processing cores four processing cores

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 5VE

See similar textbooks

Related questions

Q: 1. Compute 910 X 510 in binary...

A: According to the Bartleby guidelines we are suppose to solve one question at a time.Kindly resubmit…

Q: A 4.0 MHz clock signal is connected to the inputs of a 12-bit and a 16-bit counter. Each starts…

A: Here we calculate how long time of signal takes before each reaches its maximum value by using the…

Q: The input/output lines of an I/O NMOS chip are driven by darlington pairs and hence are capable of…

A: Hello Student. Hope you are having a good time. I will try my best to answer your question.

Q: Hint: space permittivity &, 8.85 x 10-12 C2/N. m² a) 3.54 x 10-12F 1012 1n

A: Given Plate Area, A = 4.0x10-4 m2 Plate distance, d = 1 mm = 1x10-3 m Space permittivity, εo =…

Q: Construct the circuit diagram for this 4-bit Parallel Adder source code: Run this program in…

A: A parallel adder is a combinational circuit used to add two N-bit binary numbers. Use the full…

Q: Design a 4 X 4 bit RAM memory using D Flip-flops, tri-state logic devices and decoders

A: D flip flop: In this single input "D" is referred to as the "Data" input. When the data input is…

Q: QUESTION 5 13 A convolutional circuit has three internal registers (S0, S1, and s2), and two outputs…

A: A convolutional circuit is a type of digital circuit used in digital signal processing and…

Q: (b) Describe the state diagram below in detail. Hint: This state machine describes the operation of…

A: State diagram:- A state diagram is applied to show the state of the system. It’s a type of…

Q: If BL=BA and AL=34 hex are multiplied using MUL BL, where do the results appear (a) AX contains the…

A: MUL BL is an instruction in the microprocessor in which multiplication of AL and BL is done and the…

Q: 4. Explain why, for a parallel resistive circuit, each branch current equals the applied voltage…

A: answer starts from step 2

Q: Section 8-2 Types of Shift Register Data I/Os 4. The sequence 1011 is applied to the input of a…

A: A shift register can be defined in this kind of manner it is a sort of virtual circuit that can be…

Q: no flip flop) and implement in proteus softw

A: Design shift registers using basic gates(no flip flop) and implement in proteus software.

Q: Data can be changed from special code to temporal code by using (A) Shift registers (B) counters (C)…

A: Given: Data can be changed from special code to temporal code by using(A) Shift registers(B)…

Q: Provide six process technologies for PLD programmable connections.

A: An integrated circuit (IC) called a programmable logic device (PLD) has several gates, flip-flops,…

Q: Give brief descriptions of data hazard types in a pipelined MIPS processor

A: In a pipelined MIPS (Microprocessor without Interlocked Pipeline Stages) processor, data hazards can…

Q: 2. Consider the following R-L circuit: Rs t= to iz(t) V's Vz(t) If to = 0 and initial current…

A: Question :-

Q: There are many different process technologies used to achieve PLDs' programmable connections;…

A: We have to explain different process technologies used to achieve PLDs' programmable connections;…

Q: ) Design a synchronous counter by taking account the following counting order;…

A: Answer is given below

Q: Design a digital clock using c langugae.

A: Given To do a digital clock using c programming language.

Q: Provide six examples of process technology that might be used to implement the programmable…

A: Below are the Provide six examples of process technology that might be used to implement the…

Q: VHDL model for an ALU that considers R

A: Lets see the solution.

Q: In VHDL, a port is(a) a type of entity (b) a type of architecture(c) an input or output (d) a type…

A: In VHOLAn entity is a description of a given logic functiternal Inputs and outputs.called ports,The…

Q: 1.You are synthesizing a chip composed of some logic with an average activity factor of 0.1. You are…

A: answer is

Q: 7. Design a self-bias network using a JFET transistor with Ipss=8 mA and Vp -6 V to have a Q-point…

A: The complete explanation is given below.

Q: a) What exactly is the function of a Digital to Analogue Converter (DAC)? Mention the several…

A: Answer is given below

Q: Draw a diagram showing how one flip-flop in the MIPS register file connects to the three ports.…

A: The following block diagram shows a register connected to three different ports. Also decoder and…

Q: Construct a 16-bit serial-parallel counter, using four 4-bit parallel counters. Suppose that all…

A: The 16-bit serial-parallel counter is constructed by organizing four 4-bit parallel counters in…

Q: Design 2-bit synchronous counter that counts 0, 1, 2, 3 in succession. Draw the given counter’s…

A: Design 2-bit synchronous counter that counts 0, 1, 2, 3 in succession. Draw the given counter’s…

Q: Design a 4-bit Asynchronous Counter up/down (Note: Please have the design be a clear outline or…

A: Here's the design of a 4-bit asynchronous counter up/down:Counter DesignThe 4-bit asynchronous…

Q: 5) Briefly describe and compare the different types of Digital to Analog Converters.

A: Actually, given information regarding converters.

Q: In an embedded system the following message is received: 1010111100100010

A: As per guidelines I can answer first Here is the solution:

Q: The main advantage of ECL over TTL or CMOS is(a) ECL is less expensive(b) ECL consumes less power(c)…

A: The advantages of ECL (Emitter Coupled Logic) gates are as follows: ->Here in the ECL a multiple…

Q: Explain the significance of oscillators in microchip designs.

A: A detailed explanation of the significance of oscillators in microchip designs.

Q: a- Convert the following a sequential circuit in pipelined design b- Calculate the throughout (T)…

A: Note : As per guidelines, we are authorized to answer three sub parts of a question when multiple…

Q: Digital Computer Logic CSE200 Instructions: Date: 07-04-21 Attempt all questions. Q.1.(a) Briefly…

A: difference is an given below : BASIS FOR COMPARISON ANALOG SIGNAL DIGITAL SIGNAL Basic…

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

a. Using Amdahl's Law, compute the speedup gain of an application that has a 55 percent parallel
component for
(i)
(ii)
three processing cores
four processing cores

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Using Amdahl’s Law, compute the speedup gain of an application that has a 55 percent parallel component for(i) three processing cores (ii) four processing cores
Using logic gates, design an active low chip select for the memorydevice described in each of the following situations.a.) A 256 K memory device starting at address 28000016 in a 4Meg memory spaceb.) A memory device in the range 3000016 to 37FFF16 in a 1 Megmemory space
Conclusion for the cpu register
Q1. (a) Design a stick diagram for the following static CMOS logic gate, where A, B, C, D are the logic gate inputs and O/P is the output: B-d[Q6 c-d[Q7 A - Q5 AQ1 D B D-d [Q8 C H[Q3 40 Q2 Figure 1 Q4 VDD O/P Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V² Vss Use dual-well, CMOS technology. Include wells, well-taps, contact cuts, routing of power and GND in your diagram. Use colour coding and/or clear and readable detailed annotations to represent the wires in the different layers. (b) The logic gate from (a) needs to drive a capacitive load of 150 ff with a rise- time and fall-time of 0.5 ns. If the length of all transistors is 0.5 µm, calculate the required widths for all P-type and all N-type MOSFETs in your logic gate to achieve the required edge-speeds. Clearly show the calculation steps in your solution.
18. In Allen Bradley (AB) Micro850 PLC system, Reverse Contact Instruction can only represent a Normally-Closed (N.C.) input device. (a) True (b) False
Subject name: Microcomputer principle Application Determine the mode words for the following 8255 configuration: Mode 1, A-out, B-out, C-in
Part III Design and implement a circuit that successively flashes digits 0 through 9 on the 7-segment display HEXO. Each digit should be displayed for about one second. Use a counter to determine the one-second intervals. The counter should be incremented by the 50-MHz clock signal provided on the DE-series boards. Do not derive any other clock signals in your design-make sure that all flip-flops in your circuit are clocked directly by the 50-MHz clock signal. A partial design of the required circuit is shown in Figure 2. The figure shows how a large bit-width counter can be used to produce an enable signal for a smaller counter. The rate at which the smaller counter increments can be controlled by choosing an appropriate number of bits in the larger counter. Counter 50 MHz Clock Counter ... Slow count Figure 2: Making a slow counter.
_____ predicts that transistor density will double every two years or less.
(a) Which adder-circuit design approach is used within an FPGA chip and why? (b) Briefly describe the benefit(s) of CMOS logic circuits in comparison to NMOS- only or PMOS-only logic circuits. (c) You prepare a gate-level VHDL signal assignment statement for g(v,w,x,y,z). What is the minimum number of LUTS that will be needed in the Cyclone III chip used in laboratory activity and why? (d) Why are edge-triggered flip-flops a good choice for synch. sequential circuits? (e) CAD software generates a configuration file for an FPGA chip. What does this file configure within the chip when it is transferred through the USB cable?
Design Problem No. 1 – Up - Down Counter with Enable Design, construct, and simulate a 2-bit counter that counts up and down. An enable input E determines whether the counter is on or off. If E = 0, the counter is disabled and remains at its present count even though clock pulse is applied to the flip-flops. If E = 1, the counter is enabled and a second input, x, determines the count direction. If x = 1, the circuit counts up with the sequence S1, S2, S3, S4, and count repeats. If x = 0, the circuit counts down with the sequence S4, S3, S2, S1, and the count repeats. Do not use E to disable the clock. Design the sequential circuit with E and x inputs. Implement the logic diagram with JK flip-flops.
COMP Q5
2- Design a stable multivibrator that producea train pulse shown in fig. Draw the circuit diagram and find the required elements values and duty cycle. Assume Cext= 100 µF. 50 μSec 10 μSec 10 μSec 3- Using the appropriate graph, explain the charging and discharging paths in a stable 555 timer. 4- Modify the discharging time in 555 timer eqution if the discharging transistor has a considerable resitance of Rtra? 5- Find the pulse width for a monostable timer if R= 100KQ and C= 100µF?