Chapter 10, Problem 10.62P

Whats the difference between an common-source and a common-drain amplifier (gain, input/output impedance)?

can you asnwer

can you please answer

can you please answer

The line diagram is of a standard forward/reverse/stop pushbutton station for forwarding and reversing a motor. Included in the circuit are mechanical and auxiliary contact interlocking. Also included are a forward overtravel limit switch to stop the motor in forward and a reverse overtravel limit switch to stop the motor in reverse. Overload protection is common to both forward and reverse directions. Complete the wiring diagram based on the line diagram. Do not make any wire splices or additional terminal connections on the wiring diagram (notice how they make multiple connections in the power circuit). All connections must run from terminal screw to terminal screw complete the wiring diagram based on the line diagram. Do not make any wires splices or additional terminal connections on the wiring diagram. All connections must run from terminal screw to terminal screw

6.7 Consider a baseband binary PAM system that transmits at 3600 bps with a bit error rate less than 10-4. The channel introduces no distortion, but attenuates the signal by 20 dB and has a bandwidth of 2.4 kHz. The channel noise is AWGN with a power spectral density of 10-14 watts per Hertz (W/Hz). Design the optimum transmitting and receiving filters, and determine the required transmit power.

6.10 In a baseband digital transmission, the bandwidth is 4 kHz, and the bit rate must be at least 38.4 kbps. Assuming M-ary signaling, determine the range of acceptable values of M, and the resulting bit error rate.

Assume a JFET device with VGS(0) = -1.3 and ipss = 20 mA. Design a self-biased (Fig. 2) JFET common-source amplifier with the gain of -2 and a DC biasing that allows the largest swing in ip. Note that you can choose Vcc to arrive at a desired RD to meet the gain requirement. Since you are designing for a given gain, you may have to check to see if JFET is biased correctly. (Hint: First find Rs for correct VGs and then use the gain to compute RD. Finally, use RD and Rs to determine Vec). Assume that the amplifier is to interface a source that expects a load of 50 2. Also, assume that the amplifier circuit is AC coupled at both ends with 3 dB corner frequency of 15 kHz.

EXAMPLE 6.7 Consider an M-ary system with the number of symbols M=16, and the roll-off factor a= Discuss this M-ary system, vis-à-vis the corresponding binary system, for various scenarios. Solution 1