7. The devices that convert serial to parallel and parallel to serial are called?a) Serializer/Deserializerb) Transmission convertersc) Multiplexerd) Preemphasizer8. Find out the resolution of 8 bit DAC/ADC?a) 562b) 625c) 256d) 2659. Non-linearity in the output of converter is expressed ina) None of the mentionedb) Percentage of reference voltagec) Percentage of resolutiond) Percentage of full scale voltage10.How many equal intervals are present in a 14-bit D-A converter?a) 16383..>A 14-bit D-A converter has 2"-1 equal interval =214-1=16384-1=16383.b) 4095c) 65535d) 102311.Find the resolution of a 10-bit AD converter for an input range of 10v?a) 97.7mvb) 9.77mvc) 0.977mvd) 977mv12.A good converter exhibits a linearity errora) Less than or equal to (1/2)LSBb) Greater than equal to (1/2)LSBc) Greater than or equal to (1/2)LSBd) None of the mentioned

As per our guidelines we are supposed to answer first 3. Kindly repost other questions separately.…

7. The devices that convert serial to parallel and parallel to serial are called? a) Serializer/Deserializer b) Transmission converters c) Multiplexer d) Preemphasizer 8. Find out the resolution of 8 bit DAC/ADC? a) 562 b) 625 c) 256 d) 265 9. Non-linearity in the output of converter is expressed in a) None of the mentioned b) Percentage of reference voltage c) Percentage of resolution d) Percentage of full scale voltage

7. The devices that convert serial to parallel and parallel to serial are called? a) Serializer/Deserializer b) Transmission converters c) Multiplexer d) Preemphasizer 8. Find out the resolution of 8 bit DAC/ADC? a) 562 b) 625 c) 256 d) 265 9. Non-linearity in the output of converter is expressed in a) None of the mentioned b) Percentage of reference voltage c) Percentage of resolution d) Percentage of full scale voltage

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

i) Build a 2-to-4 decoder with Enable and provide a picture or snapshot of the circuit here. ii) Build another 2-to-4 decoder Enable in the same workspace and join this decoder with the one in Part i) together to form a 3-to-8 decoder. Provide a picture or snapshot of the circuit here. iii)Use the 3-to-8 decoder you have constructed in part ii) to implement a full adder. Provide a picture or snapshot of the circuit here.
(a) What is the function of Digital to Analog Converter (DAC)? Mention its types. Write the truth table of 3 bit DAC. (b) Identify the following elements of the given closed loop control system. (1) Process Element (ii) Feedback Element (iii) Control Element (iv) Correction Element Battery Speed Turntable Speed setting DC DC motor amplifier Tachometer
3. a) Complete the truth table which correspond to the 8 to 1 multiplexer implemented with seven 2 to 1 multiplexers below: d, d, d, d, d, d. d, d S2 S1 So Y 1 1 1 1 1 1 1 1 1 1 1 1 b) Draw an 8 to 1 multiplexer which uses two of 4 to 1 multiplexer and a 2 to 1 multiplexer
4 bit 2’s Complement Multiplier INPUT A: 4 bit 2’s Complement numberINPUT B: 4 bit 2’s Complement numberOUTPUT: the product of A x B represented as a 8 bit 2’s Complement number Do this:Build a 4 Bit UNSIGNED Multiplier as a subcircuit named UnsignedMultiplier use AND gate ,full and half adders for the circuit
2. Show how 74251 8-to-1 line multiplexers may be connected to implement a 16-to-1 MUX.
1. If the period of a PWM signal is 250 counts and the pulse width is 38 counts, what is the duty cycle?
QUESTION 14 The duty cycle for the 8284 OSC output signal is 96.
Solve number 2
choose the correct answer :- 1- Which of the following statements about asynchronous circuits is false? a) Memory elements are easy to design and analyze because they are updated at the same time. b) Updates are fast as they depend on instantaneous and individual propagation delays. c) Power consumption is low. d) Since those Memory elements are updated at different times, their designs and analyzes are difficult. 2- Which of the following is true about Synchronous Circuits? a) Since memory elements are updated at different times, their design and analysis are difficult. b) Updates are common and should take longer than the slowest propagation delay in the circuit. This is why they are slow. c) Power consumption is low. d) Updates are fast as they depend on instantaneous and individual propagation delays. 3- Which option has been given the correct naming of asynchronous memory elements? a) O Holder or latch b) O None c) Memory Element d) Flip Flop 4. Using Set-Reset Latch,…