Homework Help is Here – Start Your Trial Now!
Engineering
Electrical Engineering
1. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates 2. In S-R flip-flop, if Q = 0 the output is said to be a) Set b) Reset c) Previous state d) Current state 3. What is one disadvantage of an S-R flip-flop? a) It has no Enable input c) It has no clock input b) It has a RACE condition d) Invalid State 4. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fn) to the first flip-flop is 32 kHz, the output frequency (fout) is a) 1 kHz b) 2 kHz c) 4 kHz d) 16 kHz 5. In D flip-flop, D stands for a) Distant b) Data c) Desired d) Delay 6. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? a) The output increases by 1 c) The output word increases by 2 b) The output decreases by 1 d) The output word decreases by 2 7. How many flip-flops are required to construct a decade counter? a) 4 b) 8 c) 5 d) 10 8. Three cascaded decade counters will divide the input frequency by d) 1000 а) 10 b) 20 c) 100 9. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first) a) 1100 b) 0011 c) 0000 d) 1111 10. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in a) 4 us b) 40 µs c) 400 us d) 40 ms

1. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates 2. In S-R flip-flop, if Q = 0 the output is said to be a) Set b) Reset c) Previous state d) Current state 3. What is one disadvantage of an S-R flip-flop? a) It has no Enable input c) It has no clock input b) It has a RACE condition d) Invalid State 4. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fn) to the first flip-flop is 32 kHz, the output frequency (fout) is a) 1 kHz b) 2 kHz c) 4 kHz d) 16 kHz 5. In D flip-flop, D stands for a) Distant b) Data c) Desired d) Delay 6. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? a) The output increases by 1 c) The output word increases by 2 b) The output decreases by 1 d) The output word decreases by 2 7. How many flip-flops are required to construct a decade counter? a) 4 b) 8 c) 5 d) 10 8. Three cascaded decade counters will divide the input frequency by d) 1000 а) 10 b) 20 c) 100 9. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first) a) 1100 b) 0011 c) 0000 d) 1111 10. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in a) 4 us b) 40 µs c) 400 us d) 40 ms

Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
See similar textbooks
icon
Related questions
Question

Q1: Choose the best answer that completes the statement or answers the question. 1. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates 2. In S-R flip-flop, if Q = 0 the output is said to be a) Set b) Reset c) Previous state d) Current state 3. What is one disadvantage of an S-R flip-flop? a) It has no Enable input c) It has no clock input b) It has a RACE condition d) Invalid State 4. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is a) 1 kHz b) 2 kHz c) 4 kHz d) 16 kHz 5. In D flip-flop, D stands for a) Distant b) Data c) Desired d) Delay 6. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? a) The output increases by 1 c) The output word increases by 2 b) The output decreases by 1 d) The output word decreases by 2 7. How many flip-flops are required to construct a decade counter? a) 4 b) 8 c) 5 d) 10 8. Three cascaded decade counters will divide the input frequency by d) 1000 a) 10 b) 20 c) 100 9. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first) a) 1100 b) 0011 c) 0000 d) 1111 10. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in a) 4 µs b) 40 µs c) 400 us d) 40 ms
Transcribed Image Text:Q1: Choose the best answer that completes the statement or answers the question. 1. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates 2. In S-R flip-flop, if Q = 0 the output is said to be a) Set b) Reset c) Previous state d) Current state 3. What is one disadvantage of an S-R flip-flop? a) It has no Enable input c) It has no clock input b) It has a RACE condition d) Invalid State 4. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is a) 1 kHz b) 2 kHz c) 4 kHz d) 16 kHz 5. In D flip-flop, D stands for a) Distant b) Data c) Desired d) Delay 6. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? a) The output increases by 1 c) The output word increases by 2 b) The output decreases by 1 d) The output word decreases by 2 7. How many flip-flops are required to construct a decade counter? a) 4 b) 8 c) 5 d) 10 8. Three cascaded decade counters will divide the input frequency by d) 1000 a) 10 b) 20 c) 100 9. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first) a) 1100 b) 0011 c) 0000 d) 1111 10. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in a) 4 µs b) 40 µs c) 400 us d) 40 ms
Expert Solution
steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Knowledge Booster
Logic Gate and Its Application
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,
SEE MORE TEXTBOOKS